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ABSTRACT 
Improvements in epitaxial growth and processing technologies 
have revived a great deal of interest in the heterojunction 
bipolar transistor (HBT). In this project, AIGaAs/GaAS HBTs have 
been fabricated using a new self-aligned process which exploits 
the characteristics of some refractory metals deposited by 
sputtering to obtain a T-shaped contact structure for the 
emitter. wet and dry etching techniques were used to fabricate 
the T-shaped contact. 
A refractory metallisation system consisting of sequentially 
sputtered layers of Ge/Mo/Ni was investigated for contacting the 
emitter of the transistor. After alloying in a thermal furnace at 
750°C for 30 minutes in a nitrogen atmOSPhere, a low specific 
contact resistance of 2 x 10-6 ohm-cm was measured by standard 
transmission line model (TLM) for measurement of contact 
resistance. A metallisation system consisting of sequentially 
evaporated AU/Zn/Au was used for the base and Ni/AuGe/Ni/AU was 
used for the collector. Alloying with the same condition1 as above gave specific contact re1istances of 1.2 x 10-6 ohm-cm for 
the base and 8.6 x 10 -6 ohm-cm for the collector. 
AS an alternative to ion implantation, zinc diffusion was 
used as an alternative technique to dope the base contact region. 
The acceptor concentration profile of the diffused region was 
studied by 'Hall and Stripe' technique and a surface 
concentration of 1 x 10 20 cm -3 was measured. This highly doped 
base contact region can be used to achieve low ohmic contact to 
the base. Results show that for devices designed with similar 
dimensions for both processes, the new self-aligned process shows 
a net improvement in the frequency response of the devices (ft= 
10.7GHZ and &nax=9.8GHZ for self-aligned and ft=8.0GHZ and 
~ax=7.9GHZ for conventional 8um HBT). 
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CHAPTER 1: INTRODUCTION 
Silicon (Si) is now the most important material for 
semiconductor technology and Gallium Arsenide (GaAs) has been, 
since the early beginnings of this technology, one of'the other 
materials in the limelight. Some of the electronic properties of 
GaAs are very promising to the device designer when compared to 
those of Si, e.g. the larger bandgap, which allows operation over 
an even wider range of temperature and implies that the intrinsic 
carrier concentration in GaAS is low enough that it is possible 
to make very high resistivity, semi insulating GaAs, which helps 
reduce device and interconnect capacitance to a low level. Also, 
higher electron mobility and high peak electron velocity in the 
bulk material enable faster operation at lower power. Finally, 
the band structur~ of GaAs and related compounds allows light-
emitting devices to be made. 
However, GaAs also has some shortcomings when compared to 
Si. First of all, it is much more difficult to produce single 
crystals of GaAs than of silicon and the crystal growth 
technology itself is relatively much more expensive for the 
former. Furthermore, during device manufacturing at elevated 
temperatures, additional difficulties come from the dissociation 
of the GaAs compound because of the high volatility of As as well 
as the high susceptibility of GaAs substrates to slippage. 
Despite its shortcomings, GaAs has found its application in 
both optoelectronics and high frequency and even ultra-high 
frequency discrete devices [1]. Integrated circuits based on GaAs 
have been developed during recent years, but so far, these ICs do 
not overcome the frequency (or switching speed) limitation, 
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n~inly because of the time constant associated with the large 
structures (and therefore large parasitic capacitances and 
resistances) in comparison to the very high frequency required. 
It is therefore essential to develop new technologies that will 
enable the fabrication of smaller devices down to subrnicron 
dimensions. One such technology is the 'self-aligned' fabrication 
process which allows more than one process step to be performed 
with only one mask, thus resulting in a minimum number of process 
steps and a possible increase in yield. 
Current practice for the fabrication of NPN HBTs utilises 
sequentially deposited layers of AuGe and Ni for n type GaAs, 
with subsequent annealing above the AuGe eutectic temperature to 
produce low ohmic contact resistance. The disadvantages of this 
liquid alloying technique are that due the exact and restrictive 
temperature control, the subsequent interfaces are very irregular 
(non planar) and there is lateral spreading of the contact area. 
For the self-aligned HBT technology where high temperature 
(~700oC) processing steps are required, it is essential to use 
metallisation schemes involving solid state diffusion. Refractory 
alloys such as gerrnanides (analogous to refractory silicides for 
silicon devices) are ideal for GaAs technology. 
HBTs have recently come to the forefront of semiconductor 
technology as devices for very high speed applications [2,3]. 
AlGaAs/GaAS HBT structures have a number of inherent advantages 
over Si bipolars, including the following:-
- Due to the wide bandgap emitter, a much higher base doping 
concentration can be used, decreasing the base resistance. The 
emitter injection efficiency is not impaired because the barrier 
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for hole inJection at the base-emitter Junction is larger than 
the corresponding barrier for electron injection. 
- Emitter doping can be lowered, and minority carrier storage 
in the emitter can be made negligible, reducing base-emitter 
capacitance. 
- semi-insulating substrates help reduce pad parasitics and 
allow convenient integration of devices. 
- Improved frequency response because of higher current gain 
and lower base resistance. 
- Wider teID()erature range of operation. 
The performance of today's HBT is determined not only by the 
vertical structure of the layers but also by the dimensions of 
the transistor. By applying a 'self-aligned' fabrication process 
to HBTS, it is po.ssible to reduce the device dimensions and the 
the associated parasitics considerably, thus resulting in higher 
speed performance. 
In comparison with FETs, HBTs have many intrinsic 
advantages: 
- The key distances that govern electron transit time are 
established by epitaxial growth, not by lithography, which allows 
high ft with modest processing requirements. High performance may 
be obtained without submicrometre lithography; 
- The "control region" of the device, the base-emitter 
junction, is very well shielded from the output voltage, leading 
to low output conductrulce 90 ; taken together with the high 
transconductance ~, enormous values of voltage amplification 
factor ~go are attainable; 
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- Breakdoml voltage is directly controllable by the epitaxial 
structure of the device; 
principal disadvantages of HBTS when compared to FETs are: 
- Finite current gain at dc due to electron-hole 
recombination; 
-The need to access several different layers of the vertical 
structure, which can lead to non-planar structures in some 
circumstances. This non-planarity complicates device processing, 
although it does not preclude monolithic integration of HBTs. 
This thesis describes one possible self-aligned process for 
the HBr. Efforts are concentrated upon the initial part of the 
process whereby a T-shaped contact structure of refractory metals 
is defined for the emitter of the HBT. This contact structure is 
then used as a ~ask to the implantation of the base contact 
regions, thus allowing for critical alignment of the emitter 
contact to the active emitter area and the base contact and 
consequently reducing the number of fabrication steps. The 
concept of self-alignment is extended into subsequent steps of 
the fabrication and where the possibility arises, alternative 
routes are studied. 
4 
CHAPrER 2: LITERATURE SURVEY 
2.1.0: Aluminium Gallium Arsenide (A1GaAs)/ Gallium Arsenide 
(GaAs) heterojunction bipolar transistors. 
Heterojunction transistors have been widely studied since 
Shockley proposed wide-gap emitter transitors with a high 
injection efficiency of minority carriers [ 5] . The 
heterojunction transistor structure proposed by Kroemer [6] in 
1957 promised improved performance over the transistor structures 
in use then. Since that time, considerable effort has been put 
into further investigations of A1GaAs/GaAS HBT theory [7-29] and 
structures [30-59] . Heterojunctions with well understood 
electrical properties have been available only since the advent 
of molecular beam epitaxy (MBE) in the 1970's, and more recently 
. 
by means of metal-organic vapour phase epitaxy (MOVPE). Sze [7] 
deals with principles of semiconductor devices, which can be 
applied to heterojunction devices, Milnes and Feucht [8] 
discuss heterojunctions, Casey and panish [9] provide information 
on heterojunction material parameters, and Harrison [10] 
discusses semiconductor band structure, including 
heterojunctions. Although various methods of fabricating 
heterojunctions have been used, notably metal-organic chemical 
vapour deposition (MOCVD), liquid phase epitaxy (LPE) and vapour 
phase epitaxy (VPE), this literature survey will focus mainly on 
A1GaAs/GaAs HBTs produced by MBE, but the principles and 
fabrication techniques can be applied to material and devices 
produced by the other systems mentioned. 
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Anderson [11] developed a model in which the conduction band 
discontinuity at the interface of the heterojunction was assumed 
to be the difference between the electron affinities of the two 
materials forming the junction. Later, Kroemer [12] painted out 
that it would be desirable to be able to calculate the relative 
mis-alignment of the bands of an abrupt heterojunction from the 
bulk properties of the two semiconductors. Another model [13] 
assumes that the mechanisms for Schottky barrier formation and 
heterojunction formation are the same and can be deduced from the 
arguments based on the effective density of states. Other 
approaches [14] use pseudo-potential calculations to determine 
these quantities. Uncertainties, both experimental and 
theoretical, are so large as to prevent one distinguishing 
between the models,. as pointed out by Freeouf and woodall [15], 
and the most simple model based on Anderson's rule [11] will be 
assumed to be correct for our purpose. 
Recent theoretical investigations of some properties of HBTS 
have been carried out as follows: 
Details of the temperature dependence of current gain in 
HBTS were reported for the first time by Chand et al. [16]. 
The high power performance of a microwave HBT was first 
demonstrated by Kim et al. [17], who showed that the device was 
suitable for pulsed operation and that its power generation 
capability is potentially better than that of a conventional GaAs 
MESFET. 
While investigating emitter-base bandgap grading effects on 
HBT characteristics, Yoshida et al. [18] found that the bandgap 
grading influenced not only the electron injection but also both 
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the carrier recombination and the hole injection, thus resulting 
in a significant common-emitter current gain dependence on the 
graded layer thickness. 
yamauchi and Ishibashi [19] derived equivalent circuit 
parameters of graded bandgap base HBTS by analysing static and 
microwave device characteristics. Additionally, they simulated 
ECL ring oscillators using these parameters and found that the 
simulated propagation delay time.of EeL gates agreed well with 
experimental results. 
The influence of an undoped spacer layer in the emitter-base 
junction on HBT characteristics was investigated experimentally 
and theoretically by Ito [20]. He found that the ideality factors 
of the base current became larger according to the spacer layer' 
thickness and explained such behaviour in terms of a localised 
recombination in the spacer layer at the hetero-interface. 
Rao et al. [21] fabricated HBTS with non-alloyed graded 
regions for ohmic contacts to the base and emitter. 
gap contacts were capable of withstanding high 
processing and contact resistivities of 5 x 10-7 
The graded-
temperature 
ohm-cm2 and 
3 x 10-6 ohm-cm 2 were measured for n type and p type contact 
structures respectively. 
A description and analysis of the theories governing the 
nature and magnitude of the conduction and valence band 
discontinuities in heterojunctions was given by Unlu and Nussbaum 
[22] . 
Baets [22~presented a classification of heterojunctions in 
III-V semiconductors and discussed their advantages. He also 
studied a limited set of devices that take advantage of the main 
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properties of the III-V heterojunctions and described the 
application of heterojunctions in laser diodes. 
Dagli [23] used device physics to obtain an expression for 
the small signal output impedance of an HBT. He found that, when 
external parasitics are sufficiently reduced so that intrinsic 
time delays become the dominant limitations to figh frequency 
performance, the output resistance can be negative over certain 
bands of frequencies due to transit time delays. Recently, nagli 
et al. [24] explained the above mentioned behaviour in terms of 
the phase delay of the common base current gain. They also 
discussed the generality and relevance of these observations to 
other types of transistors and the utilisation of the negative 
output conductance to enhance high frequency operation. 
In order to. investigate the effect of a graded layer on 
collector current uniformity, Takano et al. [25] fabricated 
abrupt HBTS and graded HBTs by MOCVD. They demonstrated that 
bandgap grading in the emitter of the HBTS improved the 
uniformity of the collector current as well as the current gain 
and also the standard deviation of the threshold voltage. 
Masselink et al. [26] studied electron velocity at high 
electric fields in AlGaAs/GaAS modulation-doped heterostructures. 
Their measurements indicated that the peak velocity for electrons 
in the heterostructures was lower than for electrons in bulk low-
doped GaAS and they explained this result in terms of modified 
intervalley transfer, real space transfer, and an enhanced 
scattering with polar optical phonons. 
The high frequency performance limitations of millimetre-
wave HBTS were investigated by nas [27]. He combined charge 
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control and carrier velocity saturation concepts to calculate the 
performance limitations of HBTs with submicrometre emitter stripe 
width, and ultra submicrometre base and collector-base depletion 
widths and suggested that any further improvements of f max in 
HBTS will depend on the future technological advancements .needed 
to effectively reduce the emitter contact resistance, the 
extrinsic base resistance, the metallisation resistance and the 
collector-base extrinsic capacitance elements. 
The effect of off-axis implant on the characteristics of 
advanced self-aligned bipolar transistors utilising a sidewall-
spacer technology was studied by Chuang et al. [28]. Results 
showed that the off-axis implant caused orientation-dependent 
perimeter punchthrough at one of the emitter edges and 
orientation-dependent perimeter tunneling at the other emitter 
edge. 
The extensive investigations of the theory of HBTS are of 
course very strongly related to specific device structures and 
fabrication process parameters, and what appears to be the first 
HBT structure having application for either high frequency 
operation or integration with certain types of light emitting 
devices was proposed by Dumke et al. [29]. The structure involved 
liquid phase epitaxially grown layers of GaAs and AIGaAs and the 
devices were fabricated by first depositing onto the substrate a 
large area ohmic contact which served as the collector contact. 
Then, the emitter contact was deposited through a metal mask and 
the latter contact also served to protect the emitter region when 
the unwanted part of the emitter layer was removed by a selective 
etching technique. Following that, the revealed portions of the 
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base layer were contacted by a final metal deposition. The most 
important advantage of the structure was that it enabled a thin, 
o (1500A) highly doped p type base region to be obtained. 
using the same LPE technique for fabricating the HBT 
layers, Konagai and Takahashi [30] used two kinds of etchants to 
expose the p type base region and found that a KI+I2 solution was 
a useful selective etchant for Alx Ga l _X As for x>0.4 and 
They thus obtained thinner base 
widths (Wb~ lum) and higher common emitter current gains (P=350) 
than the. structures proposed by Dumke et al. [29]. A schematic of 
the HBT structure fabricated by Konagai and Takahashi is shown in 
figure 2.1.0 . 
Mesa type transistors (figure 2.1.1) were processed on LPE 
material by Bailbe et al. [31]. A large area ohmic contact was 
first deposited on to the back of the collector and to the 
emitter. The emitter contact was then defined by photolithography 
and etching, followed by the first selective mesa etch to the 
base using KI+I2 solution. The emitter was then protected by 
photoresist and the base layer metallised, followed by the base 
contact engraving and second selective mesa etch to the 
collector. Best common emitter current gain value for a device 
with base width Wb=0.5um was 850. 
still exploiting the LPE grown layer structure, Beneking and 
su [32] adopted an interdigitated mask to further reduce the base 
resistance. The collector and emitter contact were defined as 
before [29,30], but the base contact regions were heavily doped p 
type by diffusing zinc through windows defined in a layer of si02 
150nm thick. Multilayer metallisation consisting of Ni/AuZn was 
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n-type Collector 
GaAs 
SryAu 
FIGURE 2.1.0: Schematic drawing of the HBT structure fabricated by 
Konagai et al. [Ref:30] 
NVAuGe 
Emitter (AlGaAs) 
r---~~--------~ Base 
Collector 
GaAs 
NVAuGe 
FIGURE 2.1.1 ; Schematic drawing of the HBT structure fabricated by 
Bailbe et al. [Ref: 311 
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used for the base contact. current gains hFE ranged from 20 to 
300. 
Ito, Ishibashi and Sugeta [33,34] fabricated HBTs (figure 
2.1.2) on MBE material using conventional lift-off processes. 
Base and collector layers were recessed by wet chemical etching. 
Multilayered metallisations used to realise low ohmic contact 
resistance on n type and p type layers were AuGe/Ni and Cr/Au 
respectively. Proton implantation was used to provide interdevice 
isolation. A cut-off frequency ft=25GHZ was achieved. Ito et al. 
[34] also investigated current gain in HBTs with heavily doped 
bases. They used AUGe/Ni/Ti/AU for the emitter and collector and 
Cr/Au for the base. practical high current gain (~~80) over 
a wide temperature range was demonstrated with base doping of 
2 x 10 19 cm- 3 . Ito et al. [35] also fabricated devices (figure 
2.1.5) that demonstrated no emitter crowding effect nor Kirk 
effect. The limitation on ft in those fabricated devices was 
found to be caused mainly by the emitter series resistance. 
A novel self-aligned base structure for HBTs with a buried 
v-groove isolation (figure 2.1.3) was proposed and achieved by 
Ohshima et al. [36]. They used an SiOZ dummy emitter as an 
implantation mask for Mg ions. Rapid thermal annealing was then 
employed to f~rm self-aligned p+ base extrinsic ~egions within 
the emitter. The dummy emitter was then replaced with a AuGe/Au 
emitter. The v-groove buried silicon nitride device isolation 
process was then performed. Oxygen implantation is used to 
isolate the base-collector extrinsic region and reduce junction 
capacitance. Via-hole etching followed by metallisation was used 
to make contact to the collector layer. Using this fabrication 
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n GaAs 
n+ GaAs 
S. I. subs tra te 
( 
H+ implanted 
region 
FIGURE 2.1.2 : Schematic drawing of the HBT structure fabricated by 
Ito et al. [Ref: 34] 
.-----r--·LJ type metal 
n metal 
( 
S.I. substrate 
FIGURE 2.1.3 : Schematic drawing of the HBT structure fabricated by 
Ohshima et al. [Ref: 36 1 
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process, a 1/8 frequency divider with an input frequency of more 
than 208Hz was realised and the self-aligned HBTS were of the 
order of 1-6 times faster than the conventional HBTS. 
Dubon-Chevallier et al. [37] reported on the first HBT with 
base doping level as high as2 x 10 20 cm-3 Material growth 
conditions were investigated to keep perfect surface morphology 
and to avoid dopant diffusion phenomenon even at ultra high 
doping levels. Maximum DC current gain of 15 was observed for a 
o base thickness of 450A. with an emitter-base capacitance down to 
IfF/urn2 and a base sheet resistance below 150fL/square, such HBTs 
structures (figure 2.1.4) were optimised for high speed logic and 
microwave applications. 
Daoud-Ketata et al. [38] presented a new self-aligned 
technology using refractory metals to contact the emitter layer, 
thus enabling the annealing process subsequent to p type 
implantation, as the contact also acts as a mask for the 
implantation. The HBT structure is shown in figure 2.1.6 . 
A multiple self-alignment process for HBTs using one mask 
was developed by Inada et al. [39] to form emitters, emitter 
contacts, buried small collectors, base contacts and base contact 
leads. A schematic of the HBT structure is shown in figure 2.1.7. 
Malik et al. [40] worked on graded bandgap bases fabricated 
by MBE. They found that the use of an undoped setback layer of 
o 200-500A to offset Be diffusion in the emitter resulted in 
significant current gain increases. Typical processing steps 
included Zn diffusion to make contact to the base, wet chemical 
etching to reach the collector and the isolation regions, silicon 
nitride patterning to serve as dielectric crossovers on the 
14 
AuGe/Ni 
n+ GaAs 
AuMn n AIGaAs AuMn 
E 
B p+ GaAs 
C n- GaAs 
collector buffer n+ GaAs 
S.I. subs t ra te 
FIGURE 2.1.4 :5chematic drawing of the HBT structure fabricated by 
Oubon-Chevallier et al. [Ref : 37] 
proton implanted 
n GaAs c 
FIGURE 2.1.5 : 5chematic drawing of the HBT structure fabricated by 
Ita et al. [Ref: 351 
1S 
p- type implantion 
n A1GaAs 
collec tor buffer 
FIGURE 2.1.6 :Schematic drawing of the HBT structure fabricated by 
Oaoud-Ketata et al. (Ref: 3BJ 
p-type metallisation ---.......-
oxygen 
implanted 
region 
: }H+ implantation 
----------~~~~~--------------~==~ 
FIGURE 2.1. 7 : Schematic diagram of the HBT structure fabricated by 
Inada et al. [Ref: 39] 
16 
AU/Ge/Ni -.------,------,--------, 
Zn diffusion 
[ n GaAs 
collector buffer n+ GaAs 
5.1. substrate 
FIGURE 2.1.8 : Schematic drawing of the HBT structure fabricated by 
Malik et al. IRef: 40] 
Linearly graded 
n AIGaAs 
~=-=-=~~~~g~*1--~ un doped buffer 
[ 
collector buffer n+ GaAs 
AIGaAs/ 
S 1. subs trate 
FIGURE 2.1. 9 :Schematic drawing of the HBT structure fabricated by 
Rezazadeh et al.[ Ref : 411 
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mesa edges and conventional lift-off processes to contact the 
emitter, base and collector. DC current gains up to 1150 were 
obtained. The device structure is shown in figure 2.1.8 . 
In studying the role of electron traps in the DC performance 
of HBTS prepared by MBE, Rezazadeh et al. [41] parabolically 
graded the emitter-base junction and o incorporated two 100A 
undoped GaAs spacer layers before and after the base region. A 
mesa etching technique was used to fabricate the devices (figure 
2.1.9) and ohmic contacts to the emitter and collector were 
provided by evaporation of Ni/AuGe/Ni/Au and to the base by 
Au/Zn/Au. very high current gains of up to 3000 were obtained. 
HBTs using a proton implanted external collector layer and a 
highly doped base layer were fabricated by Nakajima et al. [42], 
who investigated tQe influence of the proton implantation on the 
base-collector junction characteristics. Their devices (figure 
2.1.10) produced an ft of 50GHZ and an ~axof 7OGHz. 
A fully planar HBT (figure 2.1.11) was fabricated by Tully 
[43,44]. The process utilised a two-step epitaxial deposition 
with an intervening selective ion implant of bases. The process, 
called the alurninum lift-off (ALL) process, involved refractory 
metal contacts. Large test devices fabricated had dc gains of 
~ = 600 . 
Kim et al. [45] used selective wet chemical etching to 
delineate the emitter mesa and access the base and collector 
contacts. They obtained current gains up to P =2050 and unity-
current gain cut-off frequency ft=24GHz for devices with the 
structure shown in figure 2.1.12 . 
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FIGURE 2.1.10 :Schematic drawing of the HBT structure fabricated by 
Nakajima et al.[ Ref:421 
+ implantation 
-----4;;:",;:..,.:;~--....l(LL= =D--.._~~'r.I-_---'<LL.LL.<==:""'--_ }Si02 
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FIGURE 2.1.11 : Schematic drawing of the HBT structure fabricated by 
Tully et al.[Refs:43,44l 
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0.3 - 0 Al graded layer Au/Pd/AuMn 
E dielectric1 
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collector buffer 
S.I. SLlbstrate 
FIGURE 2.1.12: Schematic drawing of the HBT structure fabricated by 
Kim et al. fRef: 45] 
AuGe 
n AIGaAs 
p. GaAs 
n GaAs 
S.I . subs trate 
FIGURE 2.1.13 : Schematic drawing of the HBT structure fabricated by 
Eda et al.[Ref:46] 
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Emitter-base-collector self-aligned HBTS using wet etching 
processes were realised by Eda et al. [46]. The simple 
fabrication process produced HBTS with an ft=lBGHz but the 
process still needed to be optimised. A schematic of the 
structure of their device is shown in figure 2.1.13 . 
Asbeck et al. [47,48] concentrated their efforts on MBE 
wafers. They used Be implantation to form the p+ extrinsic base 
regions which make contact to the base layer. with the same 
photoresist pattern, oxygen was implanted deeper into the 
material to decrease the extrinsic base-collector capacitance. 
Via holes were etched into the wafer to make contact to the 
buried collector layer. Isolation was achieved principally by 
Boron bombardment of the surface outside the active transistor 
areas. The interlevel dielectric used was silicon nitride . 
. 
Interconnect resistors were fabricated with NiCr. with a small 
emitter contact (1.6um x Sum), a maximum current gain of 30 and 
an ft of 40GHZ were obtained for devices with the structure shown 
in figure 2.1.14 Asbeck et al. [49] also fabricated the first 
self-aligned HBT (figure 2.1.15) which included ion implantation 
to reduce the base resistance. with their substitutional emitter 
technique, the base implant and the emitter contact patterns were 
defined with the same mask. Arbitrary contact materials could be 
used, allowing optimisation of the contact resistances. They then 
improved on that same self-aligned HBT technology with a process 
based on the dual lift-off method [50] to produce devices with 
the structure shown in figure 2.1.16. EXtrapolated current gain 
cut-off frequency ft of 55GHz and a maximum frequency of 
oscillation f max of 105 GHZ were obtained. Asbeck, Miller and 
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, _____ ----,~ base contacts 
collector buffer n+ 
SI substrate 
FIGURE 2114 : Schematic drawing of the HBT structure fabricated by 
Asbeck et al. [Refs :47,48] 
,,-----------;-base contacts 
/emitter contact 
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U/&;777777;,f ~ 
n+ GaAs 
n AlGaAs 
----~==~~~~~---h~~~~~--~G~s 
C n- GaAs 
------------------------------
collector buffer n+ GaAs 
Slsubstrate 
FIGURE 2.1.15 :Schematic drawing of part of the HBT structure fabricated by 
Asbeck et at. [ Ref: 4 9 ] 
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isolation by 
boron bombardment 
FIGURE 2.1.16: Schematic drawing of the HBT structure' fabricated by 
Asbeck et al. [Ref: 50 1 
collec tor met allisation 
5.1. substrate 
r----------,,.--- base metallisa tion 
emitter 
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/ 
c 
collector buffer 
implantation 
damage 
FIGURE 2.1.17 :Schematic drawing of the HBT structure fabricated by 
Asbeck et al. [Ref: 51 ] 
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Chang [51] also used a process which involved selective etching 
to define the base contact regions and they obtained a ft of 
45GHz was obtained with devices (figure 2.1.17) fabricated using 
this process. 
Tiwari et al. [52,53] studied the transport and related 
properties of GaAs double heterostructure bipolar junction 
transistors with AlGaAs emitters and collectors (figure 2.1.18) 
utilising both graded and abrupt junctions. They demonstrated how 
the various transport and storage factors are inter linked with 
device design and technological factors. Tiwari [54] later 
demonstrated that large current densities in HBTs with 
heterostructure collectors caused an excess electron barrier 
leading . to an increase in minority carrier charge storage in the 
base and a decrease. in current gain of the device. The use of a p 
type refractory ohmic contact in self-aligned devices was also 
demonstrated by Tiwari et al. [55]. 
The fabrication of the first fully planar PNP HBT (figure 
2.1.19) was reported by Sunderland et al. [56]. The devices were 
fabricated using ion implantation into AIGaAs/GaAs 
heterostructures grown by MOCVD. Incremental current gains of 100 
were observed for transistors with 22um x 4um emitters. No 
emitter size effect was observed. 
A self-aligned HBT technology using polyimide for insulating 
the emitter contact from the base contact was demonstrated by 
Morizuka et al. [57]. A lum emitter-width HBT with the structure 
shown in figure 2.1.20 produced a f max of 86GHZ. The process was 
also applied to the fabrication of frequency divider ICs, and an 
operation frequency of 18GHZ was obtained with good 
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FIGURE 2.1.18: Schematic drawing of the HBT structure fabricated by 
Tiwari. [Refs : 52) 531 
undoped . doped region 
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n+ GaAs 
p GaAs 
p+ GaAs 
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ter 
grading 
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FIGURE 2.1.19 : Schematic drawing of the HBT structure fabricated by 
Sunderland et aURef: 56] 
2S 
n+ InGaAs 
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W implantation 
n+ GaAs 
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FIGURE 2.1.20 : Schematic drawing of the HBT structure fabricated by 
Morizuka et al.[Ref:57J 
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FIGURE 2.1.21: Schematic drawing of the HBT structure fabricated by 
Hayama et al-fRef :58J 
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reproducibility. 
structure optimisation, uniformity consideration, and high-
speed circuit performance for an AIGaAs/GaAS HBT were reported by 
Hayarna et al. [58]. The HBT was fabricated in a fully self-
alignment . manner using only a single photoresist mask for 
achieving submicrometre-dimension devices (figure 2.1.21). 
. Another self-aligned fabrication technolgy for AIGaAs/GaAS 
HBTS for high speed digital circuits was demonstrated by Nagata 
et al. [ 59]. They also demonstrated the possibi lit y. of combining 
the oxygen implantation technique [41,48] to this self-aligned 
structure, so that better switching speeds(<lO ps/gate) could be 
attained. 
The early. investigations of 
heterojunctions anp their use in bipolar 
the mechanisms of 
transistor technology 
yielded an impressive amount of device physics analysis which 
suggested ways in which variation·of certain physical properties 
could improve device performance. It is obvious from the above 
survey that technologies which have been developed over.the past 
. few -years and those under investigation today are following a 
trend aiming- at exploiting those physical properties to the 
full. The two main goals of the investigations are: (1) ·to obtain 
device geometry and structure control which will yield HBTs with 
high cut~off frequency and (2) to ensure that the technology is 
economically justifiable. Table 2.1.0 provides a brief summary of 
HBT structures fabricated to date. 
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n GaAs c 
n+ GaAs collector 
SJsubstrate 
FIGURE 2.1.22 : Schematic drawing of the HBT structure fabricated by 
Nagata et al. r Ref: 59] 
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()f '1,IGC1/,s GC1/,s HI3T structures'stucl 
MAIN FA3RICATION STEPS 
i) Deposit Si02i 
ii) Define base contact by 
etching AIGaAs with a 
suitable etchant; 
iii)Metallise emitter; 
iv) Metallise base; 
v) Metallise back collector. 
i) Metallise emitter and 
back collector; 
ii) Photoengraving of emitter 
contact + selective mesa 
etch to the base; 
iii)Photoengraving and base 
contact definition; 
iv) 2nd selective mesa etch 
to the collector. 
i) Deposit AuGe/Ni/Ti/AU 
(900/100/1000/2000 A) 
on to n type GaAs; 0 
ii) Deposit Cr/Au (200/2000 A 
on to p type GaAs; 
iii)Alloy at 370°C for 30s in 
a pure H2 atmosphere. 
DEVICE STRUCTURES 
-----------'---'-''--------1 
n- type Collector 
GaAs 
NVAuGe 
Cdlector 
GaAs 
----------------_._-_. 
COMMENTS 
Current gain varies as a 
fractional power of the 
emitter current and the 
value of this power is 
independent of terrperature. 
Common emitter current gain 
~ = 350 was observed in the 
transistor with a thin base 
base width (Wb/Ln =::. 0.1). 
For circular transistors 
with a junction surface area 
A~_ 10":4 cm Z and base 
t~ickness 0.5um, performance 
was as follow;:;: 
DC characteristics: 
Current gains up to 90 for 
HBT with e~itter size 
50 x 50 umL; 
Microwave characteristics: 
For VC£' = 3V & le = 10 mA, 
( ft \nax=25GHZ & fmax=8GHZ. 
UJ 
.0 
~--------------------~------------------------------------------------------------------
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et al. 
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MAIN FA3RICATtON STEPS 
i) , Metallisations performed 
by conventional lift-off 
processes; 
ii) Base and collector layers 
were recessed by wet 
chemical etching; 
iii)proton implantation was 
used to provide inter-
device isolation; 
i) Etch first mesa to 
the base and deposit 
contact metals; 
ii) Etch to contact n+ buffer 
layer and deposit emitter-
collector contacts; I 
iii)Alloyat 800°c/min to 400°C; 
i) Deposit emitter contact a d 
delineate with RIE; 
ii) Perform p type implantati n 
to the base with emitter 
contact as a mask. Then, 
anneal to activate p type 
dopant and ohmic contact; 
iii)Etch to collector; 
iv) Isolate by H+ implantatio 
v) Metallise collector, then L-________________ ~~~~ __ __ 
DEVICE STRUCTURES 
Sl.substrate 
p-type ilT(Jl¥ltion 
(OUK tor buffer 
COMMENTS 
A gain-bandwidth product 
ft = 25GHz was achieved at 
VCE = 3V and collector curr~nt density Jc =1 x 10-4 A/cmL . Limitation on ft 
was mainly caused by the 
emitter series resistance. 
DC performance: 
Maximum current gain = 15 
at le = 20mA for a device 
with Wb = 40nm. 
An arsenic overpressure is 
necessary for. the forn.ation 
of an ohmic contact using 
refractory metals to contact 
the emitter. 
T/,13LE 2.(1.():SummClr ()f '1\IGCl/\s GCI/,s HI3T structures'stucJ 
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(i) 
MAIN FA3RICATION STEPS 
Form base islands by 
implanting 0+ down to the 
collector layer using Al 
masks; 
(ii) Remove Al masks. Deposit 
Si02 by CVD, deposit Al an 
form dummy emitters; 
iii)Define external bases by 
wet etching; 
Deposit emitter contact 
metals and define emitter 
mesa by wet etching; 
Deposit base contact meta s 
and define base mesa by w t 
etching: 
iii)Deposit collector contact 
metals and define collect r 
mesa down to isolation. 
i) Perform H+ implantation 
into extrinsic collector: 
ii) Define emitter-base and 
collector junction areas 
by RIBE: 
iii)nefine SiO? sidewall: 
iv) Deposit metal contacts: 
DEVICE STRUCTURES 
Sl.~trate 
n AlCiaAs 
$i02 Sidhall 
~~-=--~...,.- TVPVAu 
COMMENTS 
For an HBT with emitter 
size 1 x 20 um2 & a small 
buried collector isolated 
by 0+ implantation, the 
performance was as follows: 
f t = 54GHz & f max = 42GHZ. 
This extremely simple 
process yielded an f t of 18GHz and an f max of 13GHz. 
very high speed operation 
above 40GHz can be expected 
by optimising the process. 
For HBTs with emi Uer-base 
junctions between 1 x 10 
and 5 x 102um and base-
cOllector2junctions betw2en 3 x 12 urn and 7 x 12 .urn , 
ft varied between 35GHz and 
50GHz and fmax between 42GH 
and 7OGHZ. 
LIJ 
N 
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Ohshima et ala 
MAIN FA3RICATION STEPS 
(i) Etch down t.o access base, 
collector and semi-
insulating substrat.e; 
(ii) Deposit contacts to emitt 
and collector 
(Ni/AuGe/Ni/Au) and to th 
base (Au/Zn/Au); 
iii )Anneal. 
i) Diffuse zinc to make 
contact to the ba e; 
ii) Etch down to the collecto 
and semi-insulating GaAS; 
iii)pattern Si~N~ to form 
dielectri~ctossovers on 
mesa edges; 
iv) Metallise emitter, base a d 
collector in one step. 
i) Use Si02 dummy emitter as 
implantation mask for 
Mg ions; 
ii) Replace dummy emitter wit 
AuGe/Au emitter & perform 
v-groove isolation; 
iii)lsolate extrinsic base-
collector by oxygen impla 
iv) Etch via holes and form 
DEVICE STRUCTURES 
Au/Go/N, 
cd.lector buffer 
S I. substrate 
COMMENTS 
For linearly graded emitter-
base, a poor current. gain 
hFE = 10-15 was observed and 
for parabolically graded 
emitter-base, a very high 
gain of 3000 was observed 
at le = 17mA and lb = 14uA. 
For HBTs with graded bandgap 
bases and an undoped setback 
layer of 200-500A to offset 
diffusion in the emitter, 
~ximum hFF=1150 for Wb=O.lau Mlcrowave ~-parameter 
measurements yielded ft=SGHZ 
and fmax=2. SGHZ. 
process involves an Si02 dummy emitter as an 
implantation mask for Mg 
ions and a V-groove Si~N 
device isolation proce~s~ 
Self-aligned HBTs were 1-6 
times faster than the 
conventional HBTs. 
w 
w 
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REFERENCES 
[43,44] 
Tully et al. 
[52,53] 
Tiwari et al. 
[56] 
Sunderland et al. 
MAIN FA3RICATION STEPS 
i) Implant zinc ions to form 
the base region; 
ii) Grow emitter and cap 
layers & implant zinc to 
form base contact regions 
iii)Deposit base contacts; 
iv) Deposit emitter and 
collector contacts; 
i) Define emitter contact 
and etch GaAs contact 
to .undercut contact; 
ii) Perform ion implantation 
to form extrinsic base; 
iii)Use silicon nitride as 
dielectric. 
i) Perform contact implants 
through patterned Si02 layer: 
ii) Form emitter and collecto 
contacts simultaneouply; 
iii)Form base contacts. 
HI3T st 
DEVICE STRUCTURES 
. .\Y,."----''''''''''''''''''-_!S'02 
'; . 't-----~, 1--____ n• G.A\ 
_ .... ____________ n'(iaA. 
SU3STRATE 
IIOlpod buttor 
COMMENTS 
Large test devices (125 x 
12~ umL emitter, 100 x 100 
llmL emitter contact, 200 x 
300 urnL base-collector 
junction) fabricated using 
the aluminium lift -off (ALL) 
process, with refractory 
metal contacts, had dc gain 
. of f3 "'" 600 . 
Transistors with current 
gains of 300-500 have been 
achieved at small emitter 2 
dimensions of 1.6 x 4.0 ~m 
and at current den~ities 
exceeding 105 A/cmL . 
Incremental current gains 0 
100 have been observed for
2 transistors with 4 x 22 ~m 
emitters. No emitter size 
effect was observed. 
e)f '1,IGcl/,s GCI/,s HI3T structures'stucl 
REFERENCES MAIN FA3RICATION STEPS DEVICE STRUCTURES COMMENTS ~~~~~~----r---------------------~----------------~~~---4--------~~~~---------
[57] 
Morizuka et al. 
[45] 
Kim et al. 
[59 ] 
Nagata et al. 
i) Irrplant B+ or H+ t.o form 
isolation regions; 
ii) Etch down to the base and 
metallise; 
iii)use polyimide as dielectr 
i v) Metallise emitter; 
v) Etch to the collector and 
metallise. 
i) Delineate the emitter and 
base mesas and form 
contacts to emitter, base 
and collector. 
ii) passivate with silicon 
nitride. 
i) Etch emitter mesa using 
RIBE; 
ii) Form SiO? sidewall; 
iii)Form concact pads; 
iv) perform inter-device 
isolation. 
SI~'.itratf 
A Illm emitter-width SAHBT 
with fmaxof 86GHZ was 
successfully fabricated. 
Maximum values of current 
gain ~ ra'nged from 1000 to 
2000 for HBTS with emitter 
dimensious varying betw~en 
2 x 9 .umL and 2 x 40 llmZ . 
ft up to 24GHZ were obt'ained. 
For an HBT with an emitter-
base junction area of 3 x 9 D 2 
and a base-collect.or junct ion 
area of 9 x 12 DmZ, a current 
,gain in the range 15-20 was 
obtained at a collector 
L-________________ ~ ____________ . ________________ ~ ______________________________ _L~c~u~r-r~enC4~,,5~:·ty' JC' of _ Sl5oU~trale 
LLJ 
V1 
T 1~13LE 2.C)'C): Summc , stucl 
REFERENCES MAIN FA3RICATION STEPS DEVICE STRUCTURES COMMENTS 
[58] 
Hayama et al. 
[47,48] 
Asbeck et al. 
[49] 
ASbeck et al. 
i) Selective implant of 
protons to define device 
active area; 
ii) Define emitter contact 
and mesa; 
iii)Define 1st sidewall and 
metallise base; 
iv) Define 2nd sidewall and 
metallise collector. 
i) Implant Be to form extri 
base regions and implant 
oxygen for extrinsic 
collector; 
ii) Etch via holes to make 
contact to the buried 
collector layer. 
i) Dual level PR/PMMA 
patterning; 
ii) Etch cap and emitter 
,------~b= cmtacts 
SiO 
and implant to the base; GaAs 
iii)Define Si02 sidewalls and t-=41~~~:rc~g2~~t==p'n AtGaAs 
metallise. r GaAs 
GaAs 
GaAs 
SIsubstrate 
structure optimisation, 
uniformity consideration 
and high-speed circuit 
performance for AIGaAs/GaAs 
HBT are described. 
For HBTs with multiple 
emitter fingers of nominally 
1.2 urn width, maximum current 
of 30 and an ft of 40GHz 
were obtained. 
Incremental current. gain 
for SAHBTs was found to 
vary depending'on emitter 
size. Gain as high as 200 
with emitter dimensions 
8 x 20 umL but as low as 20 
with emitt2r dimensions 1.5x4um . 
T/\13LE 2.().():Summclr ()f '1,IGcl/,s GCI/,s HI3T structures' stuci 
REFERENCES· 
[50] 
Asbeck et al. 
[51] 
Asbeck et al. 
I 
MAIN FA3RICATION STEPS 
( 1) 
(i i) 
Isolation lmplant; 
Uncover extrinsic base, 
implant protons, deposit 
base metal, deposit si02 
and lift off metal & SiO 
(iii) Form emitter contact; 
(iv) Uncover subcollector and 
deposit collector metal. 
(i) Deposit base and collect r 
DEVICE STRUCTURES 
SI substrate 
COMMENTS 
For an HBT with 3 emitter 
fingers of 1.2 x 9 umL and 
a base..,.collectQr junction 
area of 100 umL , f t was 55GHz and f max was 105GHz. 
A maximum f t of 70GHz was 
obtained at VCE = IV but ft dropped with lncreasing V'E 
due to the increased transit 
times of electrons across the
l base-collector depletion region. 
, 
2.2.0: Ohmic contacts and metallisation schemes to Gallium 
Arsenide. 
The quality' of an ohmic contact to GaAs devices is one of 
the most significant factors affecting the performance of such a 
device [60]. Therefore, much effort has been spent on contact 
system development and many investigations have concentrated on 
finding metallisation schemes to both nand p type GaAs [64-87]. 
Rideout [61] has provided an excellent theoretical treatment of 
ohmic contacts to GaAs but admits (as do others) that "ohmic 
contact technology has developed thus far more as a technical art 
than as a science". The reproducibility of such contacts strongly 
affects the device cost while the integrity of such a contact is 
a major factor affecting device reliability [62,63]. Because of 
the large amount of literature which has been published on 
investigations of contact resistance, this review will be limited 
to those studies relevant to this project. A figure of merit 
defining good contact resistance is < 9.9 x 10-6 ohm-cm 2 . 
2.2.1: Ohmic contact study to n type GaAs. 
Prakash [64] used a simple technique for obtaining 
reproducible ohmic contacts to GaAS wafers with a resistivity of 
1 x 10- 3 ohm-cm by evaporating an alloy of AUGe (92:8 w/w %) 
onto the hot substrate (550°C) under specified conditions. The 
specific resistance of contacts thus made was about 2.3 x 10- 5 
ohm-cm 2 The experimental results were explained by means of a 
quantum mechanical tunneling model and metallurgical 
considerations. 
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The strong influence of semiconductor surface preparation on 
contact resistance was investigated by Heime et al. [65]. They 
proved the superiority of sputter cleaning over wet chemical 
etching. The multilayer Ni/AuGe(88:12 w/w %)/Ni satisfied the 
following requirements: adhesion, wetting, temperature stability 
and smoothness. Optimisation of the alloying cycle led to the 
following contact resistances: 4 x 10-4 ohm-cm 2 for a doping 
density of 2 x 101S cm -3 to 1 x 10-6 ohm-cm 2 for a doping 
density of 1 x 1018 cm-3 
An analysis of the effects of the heating rate on ohmic 
properties in AuGe alloying was conducted by yokohama et al. 
o [66] . For a AUGe(88:12 w/w %) eutectic alloy film of 350A thick 
o 
and a subsequent Au film 3000A thick on a GaAS epitaxial layer of 
a 0.3-0.4um thick with a doping density of 3 x 1016 cm-3 , 
lowest value of 1 x 10 6 ohm-cm 2 was obtained after alloying at 
450 0 C for 2.5 minutes. o A Ni film of 50-100A thick was used to 
improve the wettability of the AuGe eutectic alloy. 
yoder [67] correlated the electrical effects observed in 
several significant studies of th~ Ni/AuGe/Au contact structure 
and proposed that, instead of thinking in terms of Ni being a 
wetting agent, a more probable model is that the diffusion of Ni 
into GaAS provides a driving force for an 'enhanced' diffusion of 
the germanium into the GaAS. He stated that careful attention 
must be given to the GaAs surface to ensure homogeneity of the 
contact and he also established that refractory barrier 
metallisations are mandatory if the contact is to be fabricated 
by sintering. 
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The role of Ge in evaporated AuGe ohmic contacts was 
investigated in greater depth by Iliadis and Singer [68] who 
suggested that below the temperature when melting of the metals 
occurs, the Ge is concentrated in localised regions of the 
contact interface with the GaAs. Consequently, optimisation of 
the specific contact resistance requires the maximising of the 
recrystallised areas and hence, the pursuit of a deposition 
technology wh'ich maximises the area coverage of interfacial AuGe 
of the eutectic composition. Later, pursuing their study of the 
metallurgical behaviour of Ni/AuGe contacts, Iliadis and singer 
[69] used Ni/AU/AuGe and Ni/AuGe contacts to show that the Ge 
incorporation is by a process of solid state diffusion rather 
than by the eutectic melting-recrystallisation mechanism found in 
AuGe contacts. In spite of the improvement in the homogeneity of 
the contact brought about by using Ni, the thermal stability of 
these contacts was found to be worse than the simple AuGe ones. 
Transmission electron microscopy (TEM) and scanning 
transmission electron rnicroscopy (STEM) analyses of the interface 
structures of a AU/Ni/AuGe contact were performed by Kuan et al. 
[70] in order to determine the structural features which govern 
contact resistance. They found that relatively high contact 
resistance (4-6 x 10-4 ohm-cm 2 ) after alloying is correlated 
with the dominance of the Au/GaAs areas at the interface. Thus, 
to attain an ohmic contact with better reliability, they 
suggested that future efforts should concentrate on non Au-based 
metallisation schemes or non-alloyed contacts. 
By varying annealing process parameters (anneal ramp rate, 
dwell temperature, dwell duration, anneal atmosphere) to minimise 
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AuGe(88:l2 w/w %) ohmic contact resistance, Kulkarni [71] studied 
structural variations by Auger electron spectroscopy (AES) and 
observed that minimum contact resistivity occurs when the amount 
of the Ge in-diffusion approaches the amount of Ga out-diffusion. 
The relation of contact resistance to heat treatment and 
microstructure was examined for Ge/Ni/Au, AuGe/Ni/Au and AuGe/Ni 
by Bruce and piercy [72]. They found that the Ge/Ni/AU 
metallisation had the lowest contact resistance and the highest 
proportion of the Ni-Ge-As phase at the contact/GaAS interface. 
It was also the most stable with subsequent ageing at 330°C, this 
stability being attributed to the Ni-Ge-As phase acting as a 
diffusion barrier at the GaAs/contact interface. 
In a study of AuGe based alloyed ohmic contacts to the two 
dimensional elect~on gas at the N+/N III-V semiconductor 
hetero-interfaces, O'Connor et al. [73] showed that 
metallisations with auxiliary Ni layers had an order of 
magnitude lower resistance than those containing silver (Ag). 
Tiwari et al. [74] demonstrated a sintered ohmic contact 
scheme which gave a comparable contact resistance ( 1 x 10-6 
ohm-cm 2 ) to the commonly used AuGe system on 1 x 1017 cm-3 
doped n type GaAs. The ohmic contact formation occurred by 
simultaneous synthesis of molybdenum germanide as a contacting 
metallurgy and a shallow n+ type region formed in GaAS by 
germanium diffusion. The system also exhibited better temperature 
stability and smoother morphology, thus allowing tighter 
dimension controls. 
Ohmic contacts for high temperature device applications up 
to 300°C have been developed by Anderson et al. [75]. The purpose 
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of that work was to fabricate refractory ohmic contacts with low 
specific contact resistance. Refractory metallisations used with 
epitaxial Ge layers were as follows, Ge/TiW, Ge/Ta, Ge/MO and 
Ge/Ni. Optimum laser anneal conditions yielded specific contact 
resistances in the range 1-5 x 10-6 ohm-cm2 on 2 x 1017 cm-3 
GaAs, which is an order of magnitude improvement over, thermally 
annealed Ni/Ge contacts. 
Chen et al. [76] fabricated Pd/Ge/Au and Ge/pd/Au sintered 
ohmic contacts. Specific resistances similar to those of 
conventional Ni/Ge/Au alloyed ohmic contacts were obtained but 
the sintered contacts had much smoother surfaces and their edges 
were very well defined. The authors established that the 
properties of these low resistance contacts were insensitive to 
the sintering temp~rature and to the thickness of the pd and Ge 
layers or their order of deposition. 
Agius et al. [77] have shown the feasibility of molybdenum 
germanide ohmic contact using an annealing procedure involving 
° arsenic (AS) overpressure at 800 C. TO protect the active Ge/Mo 
film against subsequent chemical degradation, a tungsten (W) 
layer can be deposited as an overlayer. A specific contact 
resistivity of 1 x 10-6 ohm-cm 2 was obtained. 
Low resistance Ni/ln/W contact metallisation was developed 
by Murakami and price [78]. The contact resistances were stable 
during subsequent annealings at 400°C for 100 hours and 500°C for 
10 hours. Thermal stability and surface morphology of this 
contact were superior to those of conventionally used AU/Ni/Ge 
contacts. 
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Metallurgical and electrical properties of alloyed Ni/AuGe 
films on n type GaAs were studied by Robinson et al. [79]. His 
results indicated an exponentially decreasing Au concentration 
which only penetrates into the GaAs epitaxial layer to a depth 
less than the thickness of the as-deposited AuGe layer. 
2.2.2: Ohmic contact study to p type GaAs 
Experimental studies of an ohmic contact scheme prepared by 
a dc sputtering technique using Au/Zn (to improve Zn adhesion) on 
epitaxial GaAS over a wide carrier concentration (5 x 1017 cm- 3 
< p < 2 x 1019 cm-3 ) were carried out by Livingstone, Duncan 
and Hutchins [80]. Sputtering was preferred as a deposition 
technique over thermal evaporation due to its simplicity and 
improved Zn adhesion. The authors demonstrated that the Au/Zn 
contacts yielded a reproducible ohmic contact after a 500°C alloy 
stage for p < 1 x 10 19 cm-3 . 
Sanada and wada [81] concentrated on a Au/Zn/Au multilayer 
structure deposited by sequential evaporation on to the GaAS. For 
an optimum alloying temperature of 400°C and a maximum 
concentration of 5 x 1018 cm-3 a minimum specific 
carrier 
contact 
resistance of 9 x 10- 6 ohm-cm 2 was obtained. Auger analysis 
gave a straightforward indication that the low contact resistance 
is produced by the preferential incorporation of Zn atoms within 
the GaAS bulk during the alloying process. 
Another method of making ohmic contacts to p type GaAS was 
developed by Chang and yeh [82]. They used solid phase 
interdiffusion of multiple layers of Au/Zn/Au deposited bye-beam 
evaporation. Relatively low contact resistance (1 x 10-5 Ohrn-cm2) 
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was reproducibly obtained for p type material with a hole 
concentration of 2 x 1018 cm-3 . 
contact resistance of non-alloyed metal contacts to shallow 
Zn implanted (~lOOOA) p+ GaAs was investigated by SU and stolte 
[83], who showed that unalloyed contact structures such as Cr/Au 
and Ti/pt/AU can yield good contact resistance (z 1 x 10-6 ohm-
cm 2 ). 
Brooks et al. [84] obtained specific contact resistances as 
low as 7 x 10-7 ohm-cm 2 for structures prepared by heat 
treating Zn/pd/Au metallisation deposited on epitaxial GaAs 
19 -3 layers with an acceptor concentration of 1.5 x 10 cm . They 
found that the unusually low contact resistance was due to the 
incorporation of Pd into the metallisation, and-that the specific 
resistance was unaffected by the Au thickness. The contacts were 
reproducible, simple to fabricate, exhibited excellent adhesion 
and had a uniformly smooth surface morphology. 
papanicolaou and Christou [85] obtained a low resistivity 
ohmic contact (p(~ 9 x 10-7 Ohm-cm 2 ) using a AUMg{96:4 w/w %) 
contact metal, a MO diffusion barrier and Au overlay. These 
contacts exhibited excellent uniformity and adhesion to the GaAs. 
The electrical properties of this contact were shown to depend on 
the Mg composition with an optimum value at 4% Mg. 
A very low resistivity alloyed AUMn{96:4 w/w %) ohmic 
contact was demonstrated by Dubon-Chevallier et al. [86]. A 
specific contact resistivity of 2 x 10-7 ohm-cm 2 was obtained 
on 2 x 10 19 cm- 3 epitaxial layers after optimum alloying with a 
cycle consisting of raising the temperature at 800° C/min to 
400°C. Also, 2 x 10-6 ohm-cm 2 was obtained on 2 x 10 20 cm-3 
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doped layers without alloying. The contacts were stable and 
reproducible. 
Metallisation o schemes stable up to 550 Cheat treatments 
were studied by Tandon et al. [S7] and relatively good results 
were obtained with pt/TiN/Ag, Mg/pt/TiN/Ag, Pt/W/Ag, Mg/W/Ag, 
pt/WN/Ag on Zn doped GaAs with p = 1 x 1018 cm-3 . Specific 
contact resistivities were in the range 1-3 x 10-4 ohm-cm2 . 
2.2.3: Other contact resistance studies 
Contact alloys were developed for use on a wide variety of 
GaAS devices such as high temperature transistors and Gunn 
oscillators by Cox and strack [SS]. The alloys were composed of 
Ag( 90%wt. )In ( 5%wt. )Ge( 5%wt. ) for n type GaAS and of 
Ag(SO%wt.)In(lO%wt.)Zn(lO%wt.) for p type GaAS. Specific contact 
resistance values obtained were well below 1 x 10-4 ohm-cm2 on 
0.1 ohm-cm or lower resistivity n or p type GaAS. Fabrication 
steps which require temperatures of up to 770 0 C for already 
contacted devices could be performed. 
In their studies on the metallurgical and electrical 
stability of platinum (Pt) and Palladium (Pd) silicide contacts 
to GaAs, Marshall et al. [S9] observed that the use of both 
silicides as contact metallisations gave a metallurgically more 
stable contact than Pt or pd on GaAs. In investigating the 
feasibility of using solid phase epitaxy (SPE) to grow a highly 
doped Ge epitaxial layer on GaAS to form a non-alloyed ohmic 
contact, they obtained relatively low contact resistivities (~2 
x 10-6 ohm-cm 2 ) using a Ge/Sb/pd system. 
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Thin surface layers of GaAs were heavily doped (Se for n 
type and Zn for p type) by laser-assisted diffusion by Krauttle 
and Waschenswanz [90]. Ni/AuGe (n type) and Ni/AuZn (p type) were 
evaporated. subsequent heat treatment at 450°C for 5 minutes gave 
a specific contact resistance of 3 x 10-6 ohm-cm 2 for both 
systems. The technique still needed to be optimised. 
Chino et al. [91] conducted investigations to study how 
reliability of ohmic contacts in GaAs devices was affected by a 
metal which was in contact with the ohmic contacts, such as a 
heat sink metal or a bonding pad metal. They observed a 
degradation mechanism which was due to GaAs reaction with the 
metal which is contact with the ohmic contacts. 
Studies on the theory of ohmic contacts to GaAs were 
performed by Brasl?u [92], Edwards et al. [93], Chern et al. 
[94], Reeves et al. [95], Harrison [96], Cohen [97] and Proctor 
et al. [98]. 
Table 2.1.0 summarises the work that has been described 
above and the literature shows that there is a very marked trend 
towards the use of metallisation schemes which can withstand high 
temperature processing steps and also be used for contacting 
devices which will be used in high temperature environments. 
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AuGe alloy with 
varying % of alloy Keep substrate AuGe alloy [ 64] and metal thickness Thermal te~rature at 
2.32 x 10-5 evaporaged at prakash evaporation 500 C during 1 x 10- !3 on to 
evaporation; 1.0 x 10 ohm-cm 
n type GaAs. 
Ni/AuGe/Ni 0 Forming gas ~lloy of AuGe(88:12 (50/700/300 A) (90%~+10%H2) ; ~/W%); Results [65] Thermal Increase temp. 
10-6 pbtarned on GaAfa 3 
+"'" 
Heime et al. evaporation to 460°C in 1 l.Ox ~ith n = 1 x 10 /cm • 
0" min & irrmediate 
cooling(220°C/mi ) ; 
------=-450"C for 2.5 "lloy of AuGe( 88: 12 
AuGe/Au 0 mins in N2; oJ/W%}; Results (350/3000 A) Wafer is put 
10-6 
)btained on epi [ 66] Thermal directly on l.Ox paAs O. 3 - O. 4 .urn 
yokoharna et al. evaporation heated Carbon 
.hick with16 3 b~ock at 450°C; : ~ = 3 x 10 /cm . 
450
Q
c for 2.5 lloy of AuGe(88:12 
AuGe/Au 0 mins in forming 
10-5 I~/W%); Results (500/1000 A) gas in a quartz 2.1 x I btaind on epi GaAs [68] Thermal furnace tube; urn thick wit96 3 Iliadis & Singer evaporation n = 3 x 10 /cm 
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CONTACT STRUCTURE - METHOD OF SPECIFIC CONTACT -
REFERENCES Metals / Thicknesses(A) DEPOSITION HEAT TREATMENT RESISTANCE (a-cm2) COMMENTS 
[ 69] 
Iliadis & Singer 
[ 71] 
Kulkarni et al. 
[75] 
Anderson et al. 
[ 76] 
Chen et al. 
i) AUGe/Au/Ni ° 
(350/1000/200 A) 
ii) AUGe/Ni o (350/200 A) 
iii) AuGe/AU 0 
(350/1000 A) 
o 
i) AUGe (3000 A) 
ii) AuGe (1500 i) 
iii)AUGe (2500 A) 
i) Ge( epi )/TiW 
(200/650 A) 
ii) Ge(epi)/Ni 
(1000/1000 A) 
iii)Ge/Ta & Ge/Mo 
(Thicknesses not 
stated) . 
i) pd/Ge/Au • 
(300/400/2000 A) 
ii) Ni/Ge/Au • 
(300/400/3400 A) 
Thermal 
evaporation 
Thermal 
evaporation 
Sintered at 
450°C for 2.5 
minsi 
o 400 C for 
5 minsi 
e-beam evaporation 7000 . 
for Ta, Mo and Ni . ~ ln 
and sputtering for formlng 9as 
TiWi for 25 m1nSi 
450°C for 
e-beam evaporation 30 s i 
3.0 x 10-6 
.4 x 10-6 
Pd/Ge/Au) 
& -6 ~. 8 x 10 
( Ni/Ge/Au) 
Results obtained 
on n type GpAS ,«-ith 
n = 5 x 101b/cm j . 
Results obtained 
on n type GaAs 17 
with n = 3 x 10 /CIT) 
Best results 
obtained wit.h 
Ge/TiW on GaAs 
with n = 2 x 1018 / cm3 
Results for GaAs 3 
with n = 1 x 10 /cm 
for Pd/Ge/Au and 3 
n = 2. 2 x 1018 / cm 
for Ni/Ge/Au . 
.... 
00 
~-------------------------------------------------------------------.-------------------------
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CONTACT STRUCTURE - METHOD OF SPECIFIC CONTACT .. 
REFERENCES Metals / ThicknesseslA) DEPOSITION HEAT TREATMENT RESISTANCE (a-cm2) COMMENTS 
[ 77] 
Agius et a1. 
[80] 
Livingstone 
et al. 
[ 81] 
sanada and Wada 
[82] 
Chang and Yeh 
Ge/Mo/W 0 
(150/150/3000 A) 
Zn/Au 0 (100/1000 A) 
Au/Zn/Au 0 (300/370/2330 A) 
Au/Zn/Au 0 (500/150/3000 A) 
Ge: e-beam 
evaporation or Annealed under an 
Mo: 
DC sputtering; As overpressure 6 
sputtering; at 800°C for 1.0 x 10 
W: sputtering; 15 rnins; 
0 Alloy at 500 C 
DC sputtering for 5 rnins in 
1.5 x 10-4 dry N2 ; 
Alloy in 
Thermal flowing N~o 
9 x 10-6 evaporation gas at 40 C 
for 5 rnins; 
e~bearn evaporation 
Sintering at 
450°C for 
-5 4 mins in ~c~ 10 
N2· 
Metal films 
exhibited good 
adhesion t.o GaAs. 
Best result.s 
obtained on p t.ype 
Gal's with 
p = 2. 03 x 1019 / cm 3 
Best results 
obtained on p t.ype 
GaAs wit.h 
p = 5 x 1018 / cm 3 . 
. 
--
Reproducible result.s 
on p type GaAs 
with P = 2 x 1018 /crn3 . 
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CONTACT STRUCTURE - METHOD OF SPECIFIC CONTACT -
REFERENCES Metals / Thicknesses ( .4) DEPOS IT ION HEAT TREATMENT RESISTANCE Ll-cm2) COMMENTS 
[ 83] 
su and stolte 
[84] 
Brooks et al. 
i) Cr/Au 0 
(500/3000 A) 
ii) Ti!Pt/AU 0 
( 500/l000/3000A) 
zn/pd/Au 0 
(300/500/3000 A) 
e-beam evaporation Anneal zinc-
implanted GaAs 
at 700°C for 
3 rnins in an 
ambient of 
HTASH3 mixture; 
o 
. Alloy at 470 C ; 
e-beam evaporatlon 
Contacts to shallow 
(::::lOOOA)zn-implanted 
GaAS were not 
alloyed; Best. result.s 
obtained for Ti/pt./Au; 
Best result.s obt.ained 
obtained on p t.ype 
GaAS with doping 
concentrat.ioQ 3 
p = 1.5 x 1019/cm . 
CHAPI'ER 3: EXPERIMENTAL DETAILS AND RESULTS 
3.1.0: Fabrication of conventional HBTs 
3.1.1: Surface preparation prior to processing 
Cleanliness is crucial in achieving high yields and 
reproducible results in the production of any semiconductor 
device. Cleanliness is preserved by good environmental and slice 
handling techniques. 
In addition to ambient cleanliness, a wafer must be cleaned 
before it undergoes any sort of processing. Cleaning refers to 
removal of undesired material from the wafer before subsequent 
process steps. These residues are often remnants from previous 
steps. 
(a) Solvent cleaning; 
Organic solvents are effective in removing oils, greases, 
waxes and organic materials such as positive photoresists. These 
solvents are especially useful as they do not react chemically 
with GaAs, metals and some dielectrics. Solvent cleaning must be 
carried out prior to any photolithography in order to provide a 
clean semiconductor surface so that the photoresist has a uniform 
thickness after spinning. 
(b) oxygen descum; 
Oxygen des cum is an additional cleaning step that is carried 
out usually after the solvent cleaning. It helps to remove 
materials that the solvents have failed to remove and is 
particularly useful for cleaning a sample that has been patterned 
with photoresist, since it is not permissible to use solvents 
after patterning as the pattern would be damaged by the solvents. 
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(c) Ammonia dip; 
Wafers are immersed for 10s in a solution of ammonia/DI 
water (10:100 by vol.) prior to being loaded in the evaporator 
for metallisation. The ammonia solution etches the oxide (50-
o 
100A) formed on the surface of the GaAs wafer, thus providing an 
oxide free surface to the subsequent metallisation. It is however 
important to dry the surface with nitrogen gas before loading in 
order to remove any moisture from the semiconductor surface and 
hence obtain maximum adhesion of the metals to the surface. 
3.1.2: Fabrication of devices 
The fabrication process for conventional HBTS was based on 
the process described by Asbeck et ale [47,48] . Eight 
photolithographic steps are generally used for fabricating 
circuits involving'complete conventional structures but it must 
be noted that in this work, the fabrication of complete circuits 
is not considered and efforts are concentrated upon fabrication 
of devices alone. The six photolith levels involved in the 
fabrication of conventional devices are as follows:-
(i) Emitter metal: 
The emitter contact pattern was defined by photolithography 
and metallisation was performed by sequentially evaporating 
000 0 
Ni(50A)/AuGe(600A)/Ni(200A)/Au(2000A) and lifting off the metal 
in the unwanted regions. 
(ii) Base contact region implant: 
The base contact windows were defined by photolithography 
and oxygen was deep-implanted into the collector extrinsic 
region to reduce the extrinsic base-collector capacitance. with 
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(011) 
CROSS SECTION OF GROOVES 
ETCHED INTO FRONT FACE OF WAFER (011) 
------~ 
(100) 
FIGURE 3.0.0 :Lattice planes and surface orientation in GaAs 2 inch wafers. 
S2 
n-type metallisation 
~~~~~ 
photoresist 
\--_~ __ cap2 
otter 
\--~ ___ Llase 
n- Collee tor 
-L_~~L-L------
(On) n+ Collector buffer 
(a) Correct etched profile 0 
Emitter /-~---Base 
__ ---,~......J<.tL<'LLLt£t.<a..L----..:...~---Collector 
(011) n+ 
(b) Correct etched profile 0 
Metal contact shorts base and collector 
p2 
Emitter 
I--------,,~--Base 
____ ~ ta-____ ,...-___ Collector 
(o1i)or (011) n+ 
( c )Incorrect etched profile 0 
See figure 3.0.0 
FIGURE 3.1.0 :Etchant must provide correct profile to prevent metals from 
making contact to layers of different conductivities at the 
same time, 
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the same photoresist pattern, Be was implanted to form the p+ 
extrinsic base contact regions which make contact to the base 
layer. The photoresist was then removed and the base contact 
windows were re-defined by photolithography in order to ensure 
the required profile for lift-off since the implantation process 
would have destroyed the photoresist profile defined by the first 
photolithography for the base windows. Metallisation to the base 
is then performed by thermal evaporation of 
000 
Au(200A)/Zn(600A)/Au(2000A) followed by lift-off. An alternative 
procedure used previously consisted of etching down to the base 
layer after defining the base windows by photolithography, and 
depositing the metals stated above directly on to the base layer. 
The etchant used was a mixture of NH3/H202/DI (8:3:400 by vol.). 
(iii) Collector etc0 and metallisation: 
The required pattern was defined by photolithography and via 
holes were etched into the wafer to make contact to the buried 
collector layer. The etchant used was a mixture of NH3/H202/DI 
(4:16:800 by vol.). The same photoresist pattern then served as a 
mask for the metallisation of the collector, which was achieved 
by sequential electron-beam (e-beam) evaporation of 
000 0 
Ni(50A)/AuGe(600A)/Ni(200A)/Au(1500A) and lift-off. 
(iv) Isolation: 
Electrical isolation was achieved principally by proton (H+) 
bombardment of the wafer surface outside the active transistor 
areas. 
(v) polyimide/Silicon nitride windows: 
The two dielectrics currently used in the fabrication 
process were polyimide and silicon nitride (Si3N4) which have 
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dielectric constants of 3.5 and 7.2 respectively. Despite the 
advantage that silicon nitride has in that it can be applied in 
thinner layers (and is thus useful in the fabrication of 
capacitors with large values), polyimide was selected for our 
purpose because of the ease and cheapness of fabrication of such 
films. The polyimide film was applied to the wafer by spinning in 
the same way as photoresist layers, followed by curing at 300°C. 
Photolithography, followed by reactive ion etching (RIE) were 
used to define windows in the polyimide layer and in addition to 
good step coverage of underlying layers, the polyimide film 
provided a quasi-planar surface suitable for further processing 
steps. The photoresist was then removed. 
(vi) Bonding Pads: 
The bonding pads were fabricated by photolithography 
° ° followed by thermal evaporation of Ti(50A)/Au(3000A) and lift-
off. 
It must be noted that the choice of etchant for the 
collector etch (or base etch in the case of the alternative 
procedure being used for the base metallisation) must be made 
with the aim to provide windows with the required profiles to 
avoid. shorting the contact metals to the semiconductor (figures 
3.0.0 and 3.1.0 (a), (b) and (c)). 
The HBTs were fabricated on MBE wafers MB 1233 and MS 1236 
which had the layer structures described in Table 3.0.0. Half of 
each wafer was used for the conventional process and the other 
halves were used for processing self-aligned HBTs (SAHBTS) so 
that the performance of the transistors from each process can be 
compared. 
55 
The structure of a conventional HBT is shown in figure 
3.1.1. A list of all the electrical measurement techniques used 
for this project is given in appendix All .. A typical example of 
the dc output characteristics for an 8um (emitter design width) 
device is shown in figure 3.1.4 (a) and (b). Note the difference 
in threshold voltage for the two characteristics, which clearly 
shows the importance of good contact metallisation for good 
threshold voltage. The frequency response of an 8um HBT (measured 
on the Network Analyser on wafer probing) is given in figure 
3.1.5. The values of ft= 8.OGHZ and f max = 7.9GHZ were the 
highest values of transition frequency and maximum oscillation 
frequency obtained for an 8 urn device fabricated by the 
conventional process. Lowest values for f t and fmaxwere 7.7GHZ 
and 7.1 GHZ respectively. 
3.1.3: Contact resistance results for the conventional process 
Prior to the fabrication of the conventional devices, 
transmission line models (TLMs) for assessment of contact 
resistance were fabricated by depositing various metallisation 
systems on n type GaAS substrates with a doping profile similar 
to that of the emitter epitaxial layer. The metallisation systems 
studied were Ni/AUGe/Ni/AU with varying thicknesses of each metal 
layer. Rapid thermal annealing (RTA) and furnace annealing (FA) 
were used to electrically activate the contacts and contact 
resistance measurements were performed for different annealing 
times. The results are shown in Table 3.1.0. Best value of 
specific contact resistance (1.0 x 10-6 ohm-cm2) was obtained for 
a RTA time of 40s at 450°C and a metallisation structure of 
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TYPICAL EPITAXIAL STRUCTURE OF HBTs 
Layer 
Cap1 
Cap2 
Grading 
Emitter 
Grading 
Base 
Collector 
Sub collector· 
Substrate 
fITTIl 
@.illj 
p-type 
metallisation 
Thickness (um) Type 
0.075 n+ 
0.125 n 
0.03 n 
0.22 n 
0.03 n 
0.1 p+ 
0.7 n-
0.6 n+ 
S.I 
TA3LE 3.0.0 
Doping (cm- 3) 
2 x 1018 
5 x 1017 
5 x 1017 
5 x1017 
5 x 1017 
3 x 1018 
3 x 1016 
1 x 1018 
Undoped 
'1'-"" 
101'1"'" 
·'·'·'·1·1 !·!t~·I· 
AVAs fraction 
0 
0 
.30-0 
.30 
0- .30 
0 
0 
0 
n-type 
metallisation 
Be- implanted Implanted Deep H+-implanted 
region isolation regions region 
~---------c,.-- base contacts 
SI substrate 
FIGURE 3.1.1 : Schematic drawing of the HBT structure fabricated by the 
conventional process. 
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° 00 ° Ni(50A)/AuGe(600A)/Ni(200A)/Au(2000A). The same metallisation 
structure on wafers with doping profiles similar to the collector 
buffer gave a specific contact resistance of 1.35 x 10-6 ohm-cm2 
for the same alloying conditions as above. These conditions were 
selected and applied to the fabrication of emitter and collector 
contacts of the conventional HBTS. TLMs for assessment of 
resistance of contacts fabricated. as part of the conventional 
process were used to evaluate the specific contact resistance of 
the emitter and collector contact pads and the values obtained 
for specific contact resistance Pc were in close agreement (1.1 x 
10-6 ohm-cm2 for the emitter contacts and 1. 4 x 10-6 ohm-cm 2 for 
the collector contacts) with those obtained previously. Figures 
3.1.2 (a) and (b) give a clear indication of the morphology of 
the above mentione? contacts after the alloying process. Auger 
electron spectroscopy profiles of the contacts before and after 
alloying are shown in figures 3.1.2 (c) and (d). 
Metallisation systems to p type GaAS were assessed prior to 
HBT fabrication using TLMs fabricated on p type GaAS substrates 
with doping profile similar to that of the beryllium implanted 
base contact regions. The metallisation systems studied were 
Ti/zn/Au, Cr/Zn/Au and AU/Zn/Au. Results are shown in Table 3.1.0 
and as above, the optimum conditions (alloy at 450°C for 40s by 
RTA) for a metallisation system consisting of sequentially 
o ° ° evaporated Au(200A)/Zn(600A)/Au(2000A) were selected and applied 
to the fabrication of base contacts in conventional HBTs. 
Figures 3.1. 3 (a) and (b) give an overall view of the TLMs used 
to assess the contact resistance of the Au/Zn/Au metallisation 
system described above and Auger electron spectroscopy profiles 
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of the contacts before and after alloying are shown in figures 
3.1.5 (c) and (d). Measurements of resistance of contacts 
fabricated as part of the conventional process gave similar 
values of Pc (1.4 x 10 6ohm-cm2) to those obtained previously. 
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[ CONVENTIONAL PROCESS] 
T/,I~LE 3j.() :CC)ntclCt resistclnce results tC) n-tvlle GCI/,s 
-CONTACT STRUCTURE HEAT TREATMENT Semiconduc tor SPECIFIC CONTACT 
Metals/ Thickness 0\) Temo./Time/Ambient oasl Furnace type dooino (cm-3) RESISTANCE Ln ... cm 2 } 
RTA BeSt values 
AU · 2000 450°C for 30s/40s/50s/60s h = 2 x 1018 1.0 - 1.2 x 10-4 (40s) · Ni : 400 in a N2 atmosphere 
1.25 - 1.4 x 10-4 AuGe : 600 (optical furnace) . h = I x 1018 ( 40s) Ni · 50 
· GaAs substrate 
RTA 
h = 2 x 1018 -5 Au : 2000 450°C for 30s/40s/50s/60s (50s) 9.8 - 9.9 x 10 Ni : 300 in a N2 atmosphere 
h = I x 1018 AuGe · 600 (optical furnace) -5 (40s) · 4.4 - 4.7 x 10 Ni : 50 
GaAs substrate 
RTA h = 2 x 1018 1. 0 - 1. 1 x 10- 6 (40s) Au · 2000 450°C for 30s/40s/50s/60s 
· Ni : 200 in a N~ atmosphere n = 1 x 1018 1.35 - 1.5 x 10-6 (40s) AuGe : 600 (optic 1 furnace) 
Ni : 50 
GaAs substrate 
RTA 
Au : 2000 450°C for 30s/40s/50s/60s n = t x 1018 -4 (40s) 100 in a N~ atmosphere 5.3 - 5.7 x 10 Ni : 
AuGe : 600 (optic 1 furnace) n = 1 x 1018 non-ohmic Ni : 50 
GaAs substrate 
/ 
T/,13LE3j.() :Cc)ntclCt resistclnce results tC) n-tYJ)C "Gcl/,s 
CONTACT STRUCTURE HEAT TREATMENT Semiconduc tor SPECIFIC CONTAC T 
Metals/ Thickness (A) TemlJJTimejAmbient Qas/ Furnace tYoe dooinQ (c m -3 ) RESISTANCE Ln_cm 2 ) 
Best values 
RTA 
AU : 2000 550°C for 30s/40s/50s/60s n = 2 x 1018 3.4 - 4.2 x 10-5 (40s) 
Ni : 400 in a N2 atmosphere 
n = 1 x 1018 10-5 AuGe : 600 (optical furnace). 3.8 - 4.3 x (40s) 
Ni : 50 
GaAS substrate 
RTA 
AU : 2000 550°C for 30s/40s/50s/60s n = 2 x 1018 4.75 - 5.5 x 10-5 (50s 
Ni : 300 in a N2 atmosphere 18 AuGe : 600 (optical furnace) n = 1 x 10 2.7 - 4.7 x 10-5 (40s) 
Ni : 50 
GaAS substrate 
RTA 
n = 2 x 1018 6.0 - 7.2 x 10-6 (40s) 
. AU : 2000 550°C for 30s/40s/50s/60s 
1 x 1018 Ni : 200 in a N2 atmosphere -6 (40s) n = 6.6 - 7.1 x 10 AuGe : 600 (optical furnace) 
Ni : 50 
GaAS substrate 
RTA 
AU : 2000 550°C for 30s/40s/50s/60s 
'2 x 1018 -5 (40s) n = 6.5 - 8.8 x 10 Ni . 100 in a N2 atmosphere . 
1 x 1018 -5 AuGe : 600 (optical furnace) n = 8.0 - 9.2 x 10 (40s) Ni : 50 
GaAS substrate 
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- SPECIFIC CONTACT CONTACT STRUCTURE Semiconruc tor 
Metals / Th ickness (,t~) Temo./Time/Ambient oas/Furnace tvoe dooino (cm-3) RESISTANCE Cn. cm 2 ) 
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Zn : 600 in a N2 atmosphere p = 3 x 1018 -6 (405) Au : 200 (optical furnace) 1. 4 - 1.9 x 10 
GaAS substrate 
RTA 
AU : 2000 450o for 30s/40s/50s/60s 
Zn : 500 in a N2 atmosphere 
18 AU : 200 (optical furnace) -6 (50s) GaAS substrate p = 3 x 10 1.4-2.7xlO 
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CONTACT STRUCTURE HEAT TREATMENT Semiconcilctor SPECIFIC CONTACT 
Metals I Th ickness (A) Temo./Time/Ambient aas/Furnace tyoe dooina (cm-3) RESISTANCE Ln cm 2) 
RTA Best values 
AU : 2000 550°C for 30s/40s/50s/60s 
zn : 800 in a N2 atmosphere 
p = 3 x 1018 -6 AU : 200 (optical furnace) . 1. 6 - 1. 8 x 10 ( 60s) 
GaAs substrate 
RTA 
AU : 2000 550°C for 30s/40s/50s/60s 
p = 3 x 1018 -6 Zn · 700 in a N2 atmosphere 1. 6 - 2.0 x 10 (60s) 
· AU : 200 (optical furnace) 
GaAs substrate 
RTA 
AU : 2000 550°C for 30s/40s/50s/60s 
p = 3 x 1018 -6 Zn · 600 in a N2 atmosphere 1. 5 - 2.1 x 10 (60s) 
· Au : 200 (optical furnace) 
GaAS substrate 
RTA 
AU : 2000 550o for 30s/40s/50s/60s 
Zn : 500 in a N2 atmosphere 18 -6 
AU : 200 (optical furnace) p = 3 x 10 1. 4 - 2.0 x 10 ( 60s) 
GaAS substrate 
'--. 
_---n type GaAs 
~-Contact pads 
Semi-insutati ng 
GaAs 
FIGURE 3.1. Z(a) :Top view of TLMs for assessment ° of contact resistanc? 0 
Contact pads consist of Au(2000AVNi (200AVAuGe(600AVNj(50A)/GaAs 
alloyed at 450°C for 40s using RTA. 
FIGURE 3.1.2(b) ; Close up on TLMs pictured in (a) above shows smooth 
surface morphology of alloyed contacts. 
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____ r------~ type GaAs 
~~ (Beryllium implanted) 
. Contact pads 
---Semi insulating 
GaAs. 
FIGURE 3.1.3 (a) :Top view of TLMs for assessment oaf contacj resistance. 
Contact pads consist of Au(2000AVZn(600AVAu(200AVGaAs 
alloyed at 450°C for 40s using RTA. 
FIGURE 3.1.3(b):SEM micrograph of TLMs pictured in (a) above. 
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Wafer MB1209(test) 
(a )Prior to ohmic contact alloying. 
Wafer MB1233 
( b }After alloying. 
FIGURE 3.1.4=Measured I -V characteristics for an Sum HBT. 
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3.2.0: Fabrication of self-aligned HBTs 
3.2.1: Surface preparation prior to processing 
In addition to the techniques mentioned in section 3.1.1, a 
cleaning procedure used in the fabrication of self-aligned HBTs 
(SAHBTS) is 'sputter cleaning', also known as sputter etch'. 
Prior to the deposition of refractory metals on to the emitter 
layer, it is necessary to c lean the target (see Appendix A 5 ) 
The reason for this clean is as follows: during the time that 
the sputtering system is open to air to load or unload 
it, the target will become contaminated by atmospheric pollution, 
by handling, or by chemical combination with the atmosphere to 
form an oxide or other compound. AS a result, if this top layer 
was left on the target, the first period of sputtering would 
immediately transf~r the contamination to the substrate. During 
the pre-sputtering period, when the first few atomic layers of 
the target are removed by sputtering, the shutter is thus left 
between the target and the substrate table, so that any 
contamination sputtered off deposits itself on to the shutter 
rather than the substrate. A similar 'sputter clean' procedure is 
then applied to the substrate, prior to deposition. In that way, 
any residual contamination present on the surface of the 
substrate is removed before metals are deposited. 
In addition to the above, it is also standard practice for 
the sputtering system to be cleaned at regular intervals, with 
the emphasis being on the cleaning of the shutter and the inside 
of the chamber, to prevent accumulated layers of previously 
sputtered material to contaminate material used subsequently in 
the chamber. 
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3.2.2: Deposition of refractory metals 
Refractory metals are those metals which show no oxidation 
or reactions at temperatures above 700°C. Their ability to 
withstand high temperature processing steps without deteriorating 
makes them very attractive for the self-aligned HST process under 
investigation here. properties of thin metal films on GaAs are 
important for understanding the behaviour of ohmic contacts. The 
groWth of several metals on GaAs and other III-V compounds in 
molecular beam epitaxy systems have been studied recently [99]. 
3.2.3: Optimising sputtering conditions 
Three refractory metals (molybdenum, tungsten and nickel) 
are considered. Each of the metals mentioned above was first 
deposited individually on to separate semi-insulating GaAs at 
various Argon pre~sures and RF power settings. The sheet 
resistance of each deposited metal layer was then measured using 
a four-point probe and compared with the expected value of sheet 
resistance which is obtained from the following formula: 
Expected Rsh = Electrical resistivity of bulk metal at 20°C 
Thickness of deposited layer 
It must be remembered that prior to each deposition, the 
target is 'sputter cleaned' while the shutter is used to prevent 
any impurities from being deposited onto the substrates. After 
cleaning the target, some of the substrates were also cleaned 
prior to deposition. 
The samples were then analysed by Auger electron spectrosopy 
(AES) which showed that a relatively large content of oxygen was 
present on the surface of the substrates that were not 'sputter 
cleaned' (figures 3.2.0, 3.2.1 and 3.2.2 (a) & (b)). The oxygen 
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Depth 
(.urn) 
content was reduced to a minimum for the substrates that were 
cleaned by sputtering prior to deposition. Since the deposition 
of the refractory metals is done under very high vacuum (1 x 
lo-6t) and Argon is used as sputtering gas, it is very unlikely 
that the oxygen will have originated from gases present inside 
the chamber at the time of sputtering. Since a small amount of 
Carbon is also present on the surface of the substrates without 
'sputter cleaning', it is suspected that both the oxygen and 
Carbon are remnants of the organic solvent cleaning of the 
semiconductor surface prior to loading inside the chamber. 
Consequently, it is now common practice to 'sputter clean' target 
and substrate prior to any deposition. 
3.2.4: Definition of Transmission line model on refractory 
metallisation for assessment of contact resistance. 
Using the optimum sputtering conditions obtained previously, 
various metallisation systems consisting of Ge/Mo/W, Ge/Mo/Au and 
Ge/Mo/Ni were deposited on to n type GaAs with doping profile 
similar to the emitter of the HBTs. Photolithography, followed by 
ion beam milling, were then used to define the TLMs for 
measurement of contact resistance. Since the photolithography is 
performed after deposition of the metals, a negative of the 
pattern used for previous TLM definition is required. This is 
achieved by using resist reversal techniques to define the TLM 
pattern on ,the metal layers. It must be noted that deposition of 
the metals is not achieved through a photoresist pattern because 
during sputtering, the surface of the resist is also under 
bombardment and resist molecules are sputtered off and 
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FIGURE 3.2.3:Plot of TLM results for assessment of contact resistance. 
redeposited in unwanted regions on the wafer. This problem is 
eliminated by depositing the metals first and then patterning 
them into contact pads. As for the conventional process, 
different annealing conditions were applied to the substrates and 
contact resistance values were measured for each condition. 
3.3.0: Definition of T-shaped emitter contact 
3.3.1: Using dry etching 
Once the metals have been deposited by sputtering on to the 
samples, it is necessary to pattern the emitter in the top region 
of the metal. The process involves patterning the overlay metal 
surface with a suitable resist pattern, then using a dry etching 
technique (ion beam milling, reactive ion beam etching and/or 
reactive ion etching) to etch off the metals outside the resist 
(figure 3.3.0). 
Ion beam milling can be used to etch only the overlay metal 
because of its directional nature. It cannot be used to undercut 
the underlay metal layers as it would thus defeat the purpose of 
trying to achieve a T-shaped contact structure (figure 3.3.0 (a) 
& (b)). 
Reactive ion etching (RIE) provided the means of etching the 
underlay metal layers while leaving the overlay metal intact, 
thus undercutting the latter and forming a T-shape. The two 
combinations of gases used, SF6:N2 and CF4:02, successfully 
etched the Ge/MO/W and Ge/Mo/Au layers into a T-structure but 
failed to etch nickel in the metallisation system Ge/Mo/Ni. A T-
structure was thus achieved in the latter system by first etching 
the Ni by ion beam milling or wet chemical etching (see later). 
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photoresist 
etch metallisation 
1 j j 1 j 1 
Overl ay metal } refracto~y 
===========================M=o 3G~e metallisafion 
cap1 
cap2 
(a) Define emitter contact pattern by photolithography. 
Overlay metal 
-j contact structure -
f------~ after ion beam milling 
cap1 
cap2 
(b)Oefine emitter contact by etching metals using ion beam milling. 
Overlay metal contact structure -after ion beam 
milling followed by RIE 
cap1 
cap2 
(C}Oefine emitter contact by etching metals using ion beam milling for the 
overlay metal and reactive. ion etching for the remaining layers of the 
metallisation. 
FIGURE 3.3.0 : Various etching techniques are used to form the T shaped 
contact structure. 85 
With the isotropic nature of the RIE, different extents of 
undercutting the underlay metal layers were achieved by altering 
the various parameters that alter etching behaviour, namely: 
(i) Etch time; 
(ii) Ratios of gases admitted (eg: CF4 :02 and SF6 :N2); 
(iii) Gas flow rate into the chamber; 
(iv) Pressure inside the system; 
(v) power density inside the chamber. 
The effects on the etch profile were observed using scanning 
electron microscopy (SEM) and are shown in figures 3.3.1 (a) to 
( j ) . 
3.3.2: Using wet chemical etching for the overlay metal 
wet chemical etching can be used to etch the overlay metal, 
while the other m~tallic layers are etched using reactive ion 
etching. wet etching has the advantage of providing a means of 
reducing the dimensions of the the overlay metal and 
consequently, obtaining devices with much smaller active regions 
with no additional difficulties to the photolith definition. One 
disadvantage, however, is that the etchant used must be chosen 
carefully so that it does not react with the metal directly under 
the overlayer and this is a very important factor in the choice 
of overlay metal. 
(a) Gold etch:-
Due to its unreactive nature, gold is by far the most 
difficult metal to etch and therefore, the conditions required 
for the etchant are particularly critical. The strongest factor 
influencing the ratio of constituents for the gold etchant can be 
seen from the graph shown in figure A7 which illustrates the 
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·0. (a}Ge(400AVMo(2000AYAu(2000A) etched in SF6: N2 (160:40 scem) at 
150 m1' and SOW for 2 mins. 
: .... -; ~.-. . . ..... . 
:~::~.:~ ~~.:.~~.~::. :' ... : '~ .. 
• 0 • (b) Ge (400A}jMo(2000Ay'Au.(2000A) ekhed in SF6:N2 (160: 80 secm) at 150 m1 and SOW for 6 mlns· 
FIGURE 3.3.1 : SEM micrographs of T-shaped contact structures. 
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(c )Ge (400AVMo(2000AVAu(2000A) etched in CF4:02 (80 :10 sccm) at 
150 m1 and 50 W for 3mins. Alloyed at 750°C for 30mins. 
. 'f'-} T cshaped contact 
• • • (d) Ge(400A)/Mo(2000AVW(2000A) etched in SF6:N2 (30 :10 scem) at 150mL and 100W for 3mins. 
FIGURE 3.3.1 : SEM micrographs of T-shaped contact structures, 
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(e) Ge (400A)jMo(2000AVNi (2000A) etched by ion beam milling (.for Ni) 
followed by SF6: N2 (160: 20sccm) at 150 ml and 50W for 3 mlns· 
76,5KX 25KV WO:12MM 5:00000 P:00012 
500HM--
. ... .~.-. --. 0 0 
( f ) G e (400AYMo (2000AVNi (2000A) e tehed by ion beam milling (for Ni) 
followed by CF4:02 (160 :20 secm) at 150mt and SOW for 3 mins. 
FIGURE 3.3.1 : SEM micrographs of T-shaped contact structures. 
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(g)Ge(400A)/Mo(2000A)/Ni(2000A) etched by (i) wet etching I followed by 
(ii)RIE I SF6: N2 (30 :10 sccm) at 300 m1 and 100W for 2mins. 
} 
T shaped 
contact 
.f l' t .. • .• 
(h) Ge (400AVMo(2000A)jNi (2000A) etched using the optimum conditions 
given in (g) above. 
FIGURE 3.3.1 : SEM microgrClphs of T-shaped contact structures. 
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J U 0:9 M 8:00 :00010 
2UM 
. ' . 
. ( L) Overall view of T shaped contacts defined using optimum conditions given 
in (g). 
(j )Overall view of T shaped contacts defined as in (g). 
FIGURE 3.3.1 : SEM micrographs of T-shaped contact structures 
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T/,13LE 3.2.(lChclrclcterisclti()n { AC ETlC AC 10 1250 ml .~ ()f Nickel etch ORTHOPHOSPHORIC ACID 250 ml NITRIC ACID 750 ml SULPHURIC AC ID 250 ml Cone. of etchant (etchanVw~~J Etch time (s) Etched depth (A) Etch rate = Etch d~pth (A ) COMMENTS Etch tune (s) 
------------' 250rnl pure etchant 5 - -
Pattern destro1ed 
-L _____ 
250rnl/125rnl 5 - - As above 
0 800 A/s . Photoresist pattern slighfly------
250ml/250ml 5 4000 A etched & etch rate too fast; 
• -----
0 40 A/s Etch rate still too fast for 
250ml/500ml 5 800 A controllable etching; 
• 
0 10 A/s Pattern unaffected. Good etch 
25 Qrnlfl5Qml 5 50 A rate needs to be verified; 
0 
• 
10 A/s For etchant/DI water (1:3), 
?c;nm 1 /.2S11ml 1 n 105 A etch rate of Ni is 10 A/S; 
0 0 250ml/750ml 50 496 A 10 A/s AS above 
• 0 250ml/lOOOml 5 32 A 6 A/S very good etch rate makes 
r. ,..h; ,rT UJ:>Y ~£)llrlhlp. 
-.J ~ 
• 0 250ml/lOOOml 50 304 A 6 A/s As above 
0 0 250ml/1000ml 300 1797 A 6 A/s As above. 
selective etching behaviour of the system iodine/potassium iodide 
(IZ/KI) for GaAS, AIGaAS (with 30% Al) and non-selective etching. 
The region of non-selective etching is desirable as it is gold 
which is required to be etched and not GaAS or AIGaAs. The choice 
of the concentration of the etchant was also based on previous 
experimental results [100]. 
(b) Nickel etch:-
Nickel proved to react adequately with relatively 
dilute solutions of sulphuric acid (less than 10%). The problem 
in this case is that the sulphuric acid also attacks the 
molybdenum layer under the nickel, which makes it difficult to 
control the etching stopping point. 
As an alternative to sulphuric acid, a hpmogeneous mixture 
of the constituents.listed below was used as etchant: 
Acetic acid 
Orthophosphoric acid 
Nitric acid 
Sulphuric acid 
1250 ± 20 ml 
250 ± 10 ml 
750 ± 5 ml 
250 ± 10 ml 
The etchant was mixed with de-ionised water in order to vary 
its concentration and Nickel layers deposited on dummy wafers 
were patterned and etched using different concentrations of 
etchant. Results are given in Table 3.3.0 
3.4.0: wet chemical etching of Capl 
The cap layer is heavily doped n type in order to provide 
good ohmic contact resistance to the emitter. Etching the cap 
serves the purpose of removing that heavily doped region where 
ion implantation to the base will take place, since it is more 
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FIGURE 3.4.0 
photoresist 
~~~~~44Ch-L'-hLhL-hL;,LT-;~Lh.Lh7-77-%7~7': } refractory metallisation ~~~~~~~44~~~~~/~~~~~T.%~~TT/ . 
_______ ---=C:....:...1 _________ cap1 n+-GaAs 
________ ~C2~ ________ cap2 n~aAs 
_________ E _________ emitter n -Alx Gal_xAs 
_______ -...:::B __________ base p+ -GaAs 
_______ -=c=----________ collector n--GaAs 
-----____________ collector buffer n~GaAs 
a)( i) Clean GaAs surface ;(ii) D~posit refractory metall isation j(iii) Define emitter 
contact pattern by photolithography. 
cap1 defined 
by 'Wet etching 
"----
IT-shaped contact 
b)(i)Oefine T-shaped contact by etchingj(ii)Wet etch cap1 j (iii)lmplant protons 
in the extrinsic collector regionj(iv)Implant beryllium to form the base 
contact regions. 
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difficult to change a heavily doped n type region into a heavily 
doped p type region than it is to change a lightly doped n type 
region such as the emitter (figure 3.4.0{a) and (b)). A second 
advantage of etching the cap layer off in the areas selected for 
ion implantation is that it provides alignment marks for 
subsequent photolithographic levels. It must be noted that wet 
etching of the cap layer is achieved while the photoresist 
pattern for the emitter contact is still there (figure 3.4.0{b)). 
The reason for not removing the photoresist is that it will be 
used as the masking pattern for the implantation to the base. The 
T-shaped contact itself could be used as a mask [38] to the 
implantation but in doing so, the separation required between the 
emitter contact and the base contact in order to destroy the 
lateral diode caused by implantation will not be available 
(figure 3.4.0{c)). It is also worthwhile at this stage to. 
remember that the etchant must be carefully chosen in order to 
provide the required edge profiles after etching. 
3.5.0: proton (H+) implanation in the extrinsic collector 
The extrinsic base-collector capacitance (originating from 
the junction of the p+ base implant and the collector epilayer) 
can have a significant effect in slowing the device performance. 
TO overcome the problem, protons (H+) are introduced by 
implantation from the surface into the low doped collector 
region below the extrinsic base. proton-implanted GaAs remains 
compensated even after high temperature anneal. The proton 
implant creates semi-insulating regions which, if sufficiently 
wide, decrease the base-collector capacitance dramatically. The 
same photoresist pattern used to define the emitter T-shaped 
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FIGURE 3.4.0 
rv-~~--;;:-~ 
I' p type' metallisation 
emi t ter -base 
008 000 00 0 
00 0oooo0cP0oo 0 0 
0°000° 00000 
0000000000000 
cHi)Metallise the base contact rEgionsj(ii)Remove photoresist. 
:~y:: .... ::- -: .:.:~ ;":.".::.~).:~:':::.,: 
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-- ~-- - ~. B :~tt~?~:~r{"i~J( 
collector buffer 
) 
define 'collector etch' pattern 
by photolithography 
) etch' p type' metallisation 
etch down to the collector buffer 
d)(i)Oefine 'collector etch' pattern by photolithography;(ii)Etch 'p type' metal to 
to define the base contact padsj(iii)Etch down to the collector buffer. 
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contact structures is used as a mask to the'proton implantation, 
the Be implantation and the base metallisation. 
3.6.0: Beryllium implantation to the base layer 
Beryllium ions are implanted to the bottom of the base layer 
so' as to provide a deep region of heavily doped p type material 
underneath the base contact (figures 3.4.0 (b), (c) and (d)) thus 
increase the chances of good ohmic contact to the base layer. 
This is readily seen from equation A4.6 which shows that 
minimum values of contact resistance are strongly dependent 
on low value of sheet resistance of semiconductor layer under the 
contact pad. 
RC = Rsk LT coth (d/LT) 
w 
Eqn 4.6.0 
As Be is the lightest p type dopant in GaAs [101], the 
lattice disorder produced by implantation is significantly less 
than for heavier ions. consequently, the electrical activation of 
implanted Be can be obtained with anneal temperatures as low as 
[101,102] although post implantation annealing has 
generally been carried out using a conventional furnace anneal 
between 700°C and 900°C. The implantation of Be down to the base 
layer is achieved using the same conditions as for the 
conventional process. with a view to minimising the number of 
process steps in the fabrication of self-aligned devices, efforts 
concentrated on post-implantation annealing of Be at 750°C since 
that temperature was chosen for heat treating the refractory 
metals. The doping concentration achieved in the base contact 
19 -3 
regions was 1 x 10 cm . 
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FIGURE 340 
~,------,--,-,---,~T shaped contact 
B 
c 
n+ collec tor 
e)( i )Metall ise the collector i(i i)Remove photo resist. 
B 'rn77'7~-n9-n-;~~ 
c 
}
define I isolation' 
pattern by 
photolithography 
etch I n type' 
metallisation ~U~~~~~~------~~~~~~~~~~~= 
f)(i) Define 'isolation' pattern by photolithographYi(ii) Etch In type' metallisation to 
define collector contact pads. 
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3.7.0: Metallisation to the p type base 
The contact metallisation to the base was deposited on the 
heavily doped Be-implanted regions (figure 3.4.0(c)). The same 
° ° ° metallisation system of Au(200A)/Zn(600A)/Au(2000A) used for the 
conventional process was selected for the self-aligned process 
since the value of specific contact resistance produced by 
alloying at 750°C for 30 mins (Table 3.3.1) was close to the 
previous value obtained using RTA. It is important to note that 
the metals cannot be deposited by sputtering in this case because 
directional deposition is required. Thermal evaporation was used. 
3.8.0: Ion beam milling to define the p type contact pad 
After metallisation of the heavily doped Be-implanted 
regions, the photoresist mask was removed and the samples 
thoroughly cleaned. The contact pads to the base were then 
defined by photolithography (figure 3.4.0(d)), followed by ion 
beam milling of the metals until the semiconductor was reached. 
3.9.0: wet chemical etching to the collector 
using the same photoresist mask as for the definition of the 
base contact pads, wet etching was performed down to the 
collector contact layer (also known as collector buffer). It was 
important to use the photoresist as a mask since it prevented 
etching from occuring in the small separation between p and n 
type metallisations (figure 3.4.0 (c)). As was the case with the 
etching of cap 1, the etchant must be chosen with the aim to 
provide the required slopes of the semiconductor to accommodate 
subsequent processing. 
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FIGURE 3.4.0 r------r------....--- H+ isolation 
; ~ i ~ : :'.> :::::', '::', ..... : .. " <:.: 
f------'----lj'j'; ·•· •.. i/ .... · .••.•• ..... '.' ..... 
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I' -, .. I 
,'I., I ., 
" .,.' , .
. , Id I -j 
"'I" I L-___________ ~ __________ __!i"i" i 
."." . 
g){i)Remove photoresist;(iiHmplant H+ to form isolation region. 'j j!j i ! 
,----....,------,-----,...-windows defined 
n + collector 
in dielectric layer 
by dry etching 
dielectric layer 
/ 
h)(i )Deposit dielectric layer j(jj)Oefine dielectric windows by photolithography 
followed by dry etching. 
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3.10.0: Metallisation to the n type collector 
For the collector, metallisation schemes were as used in the 
fabrication of conventional devices. The metals were deposited by 
e-beam evaporation (figure 3.4.0 (d) & (e)). 
3.fl.0: Definition of collector contact pads 
After metallisation of the collector, the masking layer of 
photoresist is lifted off and the sample is thoroughly cleaned. 
The collector contact pads are then defined by photolithography 
followed by ion beam milling of the metal layers (figure 3.4.0 
(f) ) • 
3.12.0: Heat treatment for optimum contact resistance 
After the definition of the collector contact pads, the 
metallisation systems to the emitter, base and collector (and the 
implantation region for the extrinsic base) are subjected to a 
furnace anneal (750°C for 30 mins in a nitrogen atmosphere) in 
order to obtain best possible values of contact resistances. The 
above mentioned conditions were chosen because they provided the 
best results for the refractory metals (1.9 x 10-6 ohm-cm2 ) used 
for the emitter, while the values of specific contact resistance 
for the base (1.2 x 10-6 ohm-cm2 ) and collector (8.6 x 10-6 ohm-
cm 2 ) only deteriorated very slightly in comparison to their 
optimum values previously obtained with RTA at 450°C for 40s. 
The alloyed metal contacts to the emitter, base and collector 
were then analysed by AES and the results are shown in figures 
3.5.0 (a) and (b) for the base contacts and figures 3.5.0 (e) and 
(f) for the collector contacts. A typical plot of transmission 
line model results for assessment of contact resistance is shown 
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AU . 2000 
Zn . 800 
Ti : 200 
GaAs substrate 
2000 AU · 
· Zn : 700 
Ti : 200 
GaAs substrate 
Au : 2000 
Zn · 600 
· Ti : 200 
GaAs substrate 
Au : 2000 
Zn : 500 
Ti : 200 
GaAS substrate 
FA 
° . 650 C for 10 /20 /30 /40 mlns 
in a N? atmosphere 
(High temperature process 
furnace) 
FA 
° . 650 C for 10 /20 /30 /40 mlns 
in a Nt atmosphere (High errperature process 
furnace) 
FA 
·650°C for 10 /20 /30 /40mins 
in a Nt atmosphere (High -errperature process 
furnace) 
FA 
6500 for 10 /20 /30 /40 rnins 
in a N€ atmosphere 
(High _errperature process 
furnace) 
Best values 
p = 3 x 1018 9.8 - 9.9 x 10-3 (40mins) 
p = 3 x 1018 9.5 - 9.75 x 10-3 (40minsi 
--._-
p = 3 x 1018 -3 9.4 - 9.7 x 10 (40mins) 
p = 3 x 1018 -3 9.4 - 9.5 x 10 (40mins) 
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T/,13LE 3.3:1 :CC)ntclct resistclnce results fc)r 1)-tVI)C GC1/,s 
CONTACT STRUCTURE 
Metals / Th ickness L\) 
AU : 2000 
Zn : 800 
Ti : 200 
GaAs substrate 
Au · 2000 
· Zn : 700 
Ti : 200 
GaAs substrate 
AU · 2000 
· Zn 600 
Ti : 200 
GaAs substrate 
Au · 2000 
· Zn : 500 
Ti : 200 
GaAs substrate 
• <- T 
HEAT TREATMENT Semiconductor SPECIFIC CONTACT 
Temo./Time/Ambient oas/Furnace tvoe dooino (cm-3) RESISTANCE Cn.. cm 2) 
FA 
o • 
750 C for 10 /20 /30 /40 mms 
in a N 7 atmosphere 
(High temperature process 
furnace) 
FA 
750°C for 10 /20 /30 /40mins 
in a N2 atmosphere 
(High ferrperature process 
furnace) 
FA 
° 750 C for 10 /20 /30 /40 mins 
in a Nt atmosphere (High .errperature process 
furnace) 
FA o . 
750 for 10 /20 /30 /4-0 mms 
in a N€ atmosphere 
(High .errperature process 
furnace) 
Best values 
p = 3 x 1018 5.8 - 6.1 x 10-4 (40mins) 
p = 3 x 1018 5.5 - 5.9 x 10-4 (40mins) 
p = 3 x 1018 5.6 - 5.7 x 10- 4 (40mins) 
-
18 p = 3 x 10 5.2 - 5.7 x 10- 4 (40mins) 
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Cr 
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HEAT TREATMENT Semiconductor SPECIFIC CONTACT 
Temo./Time/Ambient qas/Furnace tvoe dooino (cm-3) RESISTANCE Ln cm 2) 
FA 0 • 
650 C for 10 120 130 140 mlns 
in a N) at.mosphere 
(High temperat.ure 9rocess 
furnace) 
Best. values 
p = 3 x 1018 6.45 - 6.9 x 10-4 (40mins) 
-.. 
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CONTACT STRUCTURE 
Metals / Th ickness (A) 
AU 
Zn 
Cr 
GaAs substrate 
Au 
Zn 
Cr 
GaAS substrate 
Au 
Zn 
Cr 
GaAs substrate 
Au 
Zn 
Cr 
GaAs substrate 
: 2000 
800 
200 
: 2000 
: 700 
: 200 
: 2000 
: 600 
· 200 
· 
: 2000 
: 500 
· 200 
· 
HEAT TREATMENT 
Temo. / Time / Ambient. qas/ Furnace type 
FA 
7500 C for 10 /20 /30 /40 mins 
in a N? atmosphere 
(High temperature process 
furnace) . 
FA 
750°C for 10 /20 /30 /40 mins 
in a Nt atmosphere (High .errperature process 
furnace) 
FA 
750°C for 10 /20 /30 /ltOmins 
in a Nt atmosphere (High .emperatureprocess 
furnace) 
FA 
750° for 10 /20 /30 /1,.0 mins 
in a Nt atmosphere (High .errperature process 
furnace) 
Semiconductor SPECIFIC CONTACT 
dooino (cm-3) RESISTANCE Ln. cm 2} 
Best values 
p = 3 x 1018 8.7 - 9.1 x 10-5 (40mins) 
p = 3 x 1018 8. 7 - 9. 25 x 10-5 (40mins) 
p = 3 x 1018 8.6 - 9.1 x 10-5 (40mins) 
p = 3 x 1018 8.1 - 8.8 x 10-5 (40mins) 
-_.-------
..... 
~ 
""':-1. 
~-------------------------------------------------------------------------------------~ 
T/,13LE 3.3.1 :CC)ntclct resistclnce results fc)r 1)-tVI)O GC1/,s 
CONTACT STRUCTURE 
Metals / Th ickness (j~) 
--
AU . 2000 
Zn . 800 
AU . 200 
GaAs substrate 
Au : 2000 
Zn : 700 
Au . 200 . 
GaAS substrate 
Au : 2000 
Zn : 600 
Au : 200 
GaAs substrate 
Au : 2000 
Zn : 500 
Au : 200 
GaAS substrate 
-
- ---------~ 
HEAT TREATMENT Semiconductor SPECIFIC CONTACT 
Temo./Time/Ambient oas/Furnace tvoe dooino(cm-3) RESISTANCE (n cm 2) 
Best values FA o . 650 C for 10 /20 /30 / 1r0 mlnS 
in a N2 atmosphere 
(High fernperature process 
furnace) . p = 3 x 101B 1. 5 - 1. 75 x 10-5 (40mins) 
FA 0 
650 C for 10 /20 /30 / ltOmins 
in a Nf atmosphere (High emperature process p = 3 x 101B 1. 5 - 1. 8 x 10-5 (40mins) 
furnace) 
FA 
650°C for 10 /20 /30 /40 mins 
in a N~ atmosphere 
(High -ernperature process p = 3 x 10
18 1.5 - 2.3 x 10- 5 (40mins) 
furnace) 
FA 
650o for 10 /20 /30 IAO mins 
in a Nt. atmosphere 
(High _ernperature process p = 3 x 1018 1.4-1.6x 10- 5 (40mins) furnace) 
-
--
---- ---.------------------ --_. 
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Zn · 600 in a N? at.mosphere p = 3 x 1018 1.2 - 1.5 x 10-6 (30mins) Au : 200 (High .errperature process 
GaAs substrate furnace) 
FA 
Au : 2000 750o for 10/10/30 /40mins 
Zn : 500 in a N? atmosphere 
Au : 200 (High .errperat.ure process 18 1.2-1.4x -6 GaAS substrate furnace) p = 3 x 10 10 (40mins) 
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· Ni : 400 in a N2 atmosphere 
AuGe : 600 (High terrperature.process 
Ni : 50 furnace) 
GaAS substrate 
1----
FA 
Au · 2000 650°C for 10/20/30/40 mins 
Ni · 300 in a Nt atmosphere · AuGe · 600 (High .ernperature process 
· Ni : 50 furnace) 
GaAS substrate 
r----
FA. 
AU · 2000 650°C for 10/10/30/40 mins 
· in a Nt atmosphere Ni : 200 AuGe : 600 (High ernperatureprocess 
Ni : 50 furnace) 
GaAs substrate 
FA 
Au : 2000 650
Q
C for 10/20/30/40 mJns 
Ni : 100 in a N 2 atmosphere 
AuGe . 600 '(High terrperature process . 
Ni : 50 furnace) 
GaAs substrate 
tC) n-tYJ)O 'Gcl/,s 
Semiconduc tor SPECIFIC CONTACT 
dooino (cm-3) RESISTANCE Ln ... cm 2 ) 
Jje::;'1.. va.lue::;, 
n = 2 x 1018 3.7 - 3.9 x 10-4 (40 mins) 
n = 1 x 1018 6.1 - 7.3 x 10"'4 (40mins) 
n = 2 x 1018 7.4 - 8.5 x 10-5 (40mins) 
n = 1 x 1018 9.0 - 9.7 x Hi5 (40mins) 
n = 2 x 1018 6.0 - 7.2 x 10-5 (40mins) 
n = 1 x 1018 6.6 .,.. 7.1 x 105 (40mins) 
n = 2 x 1018 non-ohmic 
n = 1 x 1018 non-ohmic 
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T/,13LE 3.3.1 :Cc)ntclCt resistclnce results tC) n-tvllO GC1/,s 
CONTACT STRUCJURE HEAT TREATMENT Semiconduc tor SPECIFIC CONTACT 
Metals/ Thickness (A) Temo./Time/Ambient oas/ Furnace tvoe dopino (c m -3 ) RESISTANCE Lr'Lcm 2J 
FA Best values 
AU : 2000 750°C for 10/20/30/40 mins n = 2 x 1018 1.25 - 3.4 x 10-5 (30mins) Ni : 400 in a Nl atmosphere 
AuGe : 600 (High ernperaturaprocess 1 x 1018 -5 (30mins) Ni 50 furnace) n = 8.6 - 9.3 x 10 : 
GaAS substrate 
FA 
Au : 2000 750°C for 10/20/30/40 mins n = 2 x 1018 5.75 - 8.2 x 10-6 (30mins) Ni : 300 in a Nt atmosphere AuGe : 600 (High ernperature process 1 x 1018 -5 (30mins) Ni 50 furnace) n = 2.5 - 6.7 x 10 : 
GaAS substrate 
FA 2 x 1018 2.1 - 2.4 x 10-6 (30mins) Au 2000 750 DC for 10/20/30/40 mins n = : 
Ni : 200 in a Nl atmosphere 1 x 1018 8.6 - 8.8 x 10-6 (30mins) AuGe 600 (High emperature process n = 
I 
: 
Ni : 50 furnace) 
GaAS substrate 
FA 
AU : 2000 750°C for 10/20/30/40 mins 2 x 1018 non-ohmic Ni 100 in a Nt atmosphere 
n = : 
AuGe : 600 (High ernperature process 1 x 1018 non-ohmic Ni 50 furnace) n = : 
Contact . 
pads· 
p type GaAs 
(Beryllium 
implanted) 
FIGURE 3.5.0(a}: Top view of TLMs for assessment of contact resistance. 
Contact pads consist of Au(2000AYZn(600AVAu(200A)/GaAs 
alloyed at 750°C for 30 mins. 
~---.l.ine features 
FIG·URE3.5.0(b) : Close up on TLMs pictured in (a) above shows dark line 
features on the contact pads. 
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FIGURE 3.5.0 :Auger Electron Spectroscopy profiles 
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FIGURE 3.5.0{f): Close up on TLMs pictured in (e) above shows uneven 
surface of alloyed contacts. 
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Depth 
(urn) 
in figure 3.2.3 Values of contact resistance RC and transfer 
'length LT can be obtained directly from the plot while the 
specific contact resistance Pc can be calculated from values 
obtained with the plot. A full description of the TLM'method is 
given in appendix A4. 
3.13.0: Proton bombardment for isolation 
In previous fabrication techniques, isolation was achieved 
by etching the material around the devices' down to semi-
insulating substrate.. Because of the possible non-uniformity 
usually associated with wet etching, proton (H+) bombardment was 
usedtb electrically isolate the devices. The emitter and base 
contact pads acted as a mask and thus enabled the lateral diode 
created during Be implantation to be destroyed (figure 3.4.0 
(g) ). 
3.14.0: Performance of self-aligned 8urn HBT 
The frequency response of an 8um self-aligned HBT is shown 
in figure 3.7.0. Best value obtained for the transition frequency 
ft was 10:7GHZ and for the maximum oscillation frequenc~ fmax was 
9.8· ,GHz, . thus demonstrating a net improvement over the 
performance of conventional devices. 
3.15.0: Other processing considerations 
3.15.1: Zinc diffusion for base contacts 
As an alternative to Be-implantation to create a heavily 
doped p type region to host the metallisation of the base, zinc 
diffusion by the 'sealed tube method' (appendix All) was 
considered. The latter could be incorporated as part of the 
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Emitter design dimensions: 8um x 16 um . 
Emitter effective dimensions: '" 6.8um x 15um . 
P =10 -15 
Vt=0.2V 
Vbr=8.0V 
o 
-4 2 Jc =1.6 x 10 A/cm 
FIGUl-\E 3.6.0 : Measured I -v characteristics for an 8 um SAHBT. 
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FIGURE 3.7.0: Current gain vis frequency for a packaged 8 urn SAHBT. 
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fabrication process for HBTS via the suggested process route 
described by figures 3.10.0 - 3.12.0 . A surface concentration of 
1 x 10 20 cm-3 was achieved using this technique. Hall and stripe 
measurements performed on semi-insulating GaAS with zinc 
diffusion carried out at 750°C for 30 mins under arsenic 
overpressure gave the results shown in figures 3.8.0 and 3.9.0. 
Metallisation systems used for Be-implantation were deposited on 
zinc-diffused GaAS substrates amd TLMS were defined and contact 
resistance was assessed as before. For the same metallisation 
scheme of Au(2000A)/Zn(600A)/Au(200A)/GaAs, alloying at 450°C for 
40s gave a specific contact resistance of 1.1 x 10-6 ohm-cm 2 
while alloying at 750°C for 30 mins gave a specific contact 
resistance of 8.1 x 10-7 ohmrcm 2 . Although zinc diffusion is a 
very attractive te~hnique for contacting the base layer because 
of the high doping concentration possible, it cannot be used as a 
self-aligned process because it is isotropic. 
3.15.2: Air bridges for interconnecting devices or for bonding 
pads. 
One of the main problems associated with interconnects 
between devices in the conventional process is that of the high 
capacitance due to the dielectric material (polyimide or silicon 
nitride) used to isolate one metal layer from the other. 
Air-bridge structures use air as a dielectric and thus 
enable the parasitic capacitances to be reduced to a minimum. 
Experimental work concentrated on fabrication of such structures 
on dummy samples with mesa structures similar to the transistor 
structures already defined on the surface. Figures 3.14.0 (a) to 
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(f)shciw· how such structures can be used in the fabrication of 
SAHBTs. The complexity of circuit$ will determine whether these 
should be used for bonding pads or for interconnects or for both. 
One disadvantage of the air-bridge structure is the relatively 
large number of process steps used in its fabrication. 
; 
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refractory metals contact pad 
_____ --L ____ ~ __ ~ __ }SiliCon Nitride (Si3N41 
________ ....."c-=-1 ________ cap1 n+-GaAs 
________ c=2~ _______ cap2 n -GaAs 
__ ~ ______ E _________ emitter n -Al. Ga._xAs 
________ B________ base p+-GaAs 
( collector n--GaAs 
------------------
collector buffer n+-GaAs 
S. I. substrate 
FIGURE 3.10.0 :(i)Oeposit refractory metals; (ii)Oefine contact padj 
(jij)Oeposit silicon nitride. 
jetch Si3N4 to define diffusion windows 
~~m=~~~~~-=C1~-~~==~====~ 
C2 
collector buffer n+ GaAs 
Slsubstrate 
FIGURE 3.11.0:(i)Oefine diffusion windows j(ii)lmplant oxygen in the extrinsic 
collector region j(iii)Oiffuse zinc to the base-collector 
interface. 
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FIGURE 3.12.0 : (j)Remove Si3N4 j (ii)Oefine pattern for base metal after 
etching Capl i (iii)Metallise the base· 
DEFINE COLLECTOR ETCH PATTERN 
ETCH TO THE COLLECTOR 
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. . 
PERFORM METALLISATION 
PROCEED AS FOR SAHBT 
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FIGURE 3.14.0: Fabrication of an' air-bridge' structure for' interconnecting' devices or for' bonding pads '. 
(a) CROSS SECTIONAL SCHEMATIC DRAWING. 
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FIGURE 114.0: Fabrication of an 'air-bridge' structure for'interconnecting'devices or for'bonding pads'. 
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FIGURE 3.14,0: Fabrication of an 'air-bridge' structure for'interconnecting' devices or for' bonding pads', 
"-' 0-
(iii ) DEFINE"PLATING WINDOWS" BY PHOTOliTHOGRAPHY, 
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FIGURE 3.14.0: Fabrication of an 'air-bridge' structure for' interconnecting' devices or for' bonding pads'. 
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FIGURE 3.14.0: Fabrication of an 'air-bridge' structure for 'interconnecting' devices or for' bonding pads', 
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FIGURE 3.15.0: SEM micrographs of air-bridge structures. 
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CHAPTER 4: DISCUSSION 
4.1.0: T-shaped contact structure to the emitter 
Experimental results reported in this thesis have 
demonstrated the fabrication of a T-shaped contact structure for 
the emitter of AIGaAs/GaAS SAHBTS. Metallisations used consisted 
of sequentially deposited germanium, molybdenum and an overlay 
metal, where the overlay metal could be tungsten, gold or nickel. 
The latter three metals were chosen as possible over layers 
because they satisfy the basic requirements of the overlayer 
which are good electrical conductivity and good adhesion to the 
bonding metal. The ohmic contact formation occurs by direct 
synthesis of molybdenum germanide as a contacting metallurgy and 
a shallow n+ region formed near the surface of the GaAs by 
germanium diffusion. 
The choice of overlay metal becomes limited when annealing 
at high temperature (750°C) is required. As shown in figure 
3.3.1(c), when gold is used as an overlayer in the contact pad, 
the T-shaped contact is distorted (upward bending occurs at the 
edges of the AU). It is believed at present that the distortion 
is caused by the difference in coefficients of linear expansion 
for the layers in the contact pad and the host lattice, resulting 
in a stress at the interfaces of the metal layers. Gold was thus 
discarded as a possible overlayer for the T-shaped contact. 
TUngsten, on the other hand, withstands the annealing but 
the value obtained for specific contact resistance (1.2 x 10-6 
ohm-cm2)is not promising when compared to the value obtained with 
the conventional Ni/AuGe/Ni/Au contacts (1.0 x 10-6 ohm-cm2). 
131 
( 
, ' 
I~' 
I ~_ 
Moreover, because tungsten has an etch rate very close to that of 
molydbenum for the gases used during the RIE, the tungsten is 
only very slightly undercut during the fabrication of the T-
shaped contact. 
Experimental results have shown that nickel is the best 
metal as an overlayer. In addition to providing very good ohmic 
contact, Ni can be etched either by ion beam milling or by the 
wet etchant described in section 3.3.2{b). This latter process 
should be used as standard process because during etching, the Ni 
layer undercuts the photoresist, thus providing a small 
separation between the emitter contact and the subsequent base 
contacts. The etching must however be monitored very carefully to 
ensure that etching stops as soon as the top of the Mo layer is 
reached. Although ~t has been demonstrated that the etchant does 
not etch Mo, etching must be stopped so as to prevent more 
undercutting of the photoresist, which would result in an emitter 
contact very much smaller than the design pattern, consequently 
affecting the performance of the device. Also, when RIE is 
afterwards used to undercut the overlayer, Ni provides a nice 
hard mask which is unaffected by the dry etching. Best contact 
performance (1.9 x 10-6 ohm-cm 2) was obtained with contact 
000 
metallisation consisting of Ge{400A)/Mo{2000A)/Ni{2000A). 
4.2.0: Annealing and alloying method 
The key issue in the annealing of ion-implanted GaAs is the 
preservation of surface stoichiometry [101] by prevention of 
arsenic loss from the wafer, while providing high activation of 
the implanted dopants. Since GaAs dissociates at temperatures 
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around 640°C and since the annealing temperature was chosen as 
750°C, the top and bottom surfaces of the wafer were encapsulated 
with a thin layer (400A) of silicon nitride to prevent arsenic 
loss during the annealing. 
As indicated by the results listed in tables 3.1.0 and 
3.3.1, by performing only one alloying step for the three 
rnetallisation systems (emitter, base and collector), it is 
possible to obtain good values of Pc for all three systems. A 
study of the Auger profiles for the alloyed contacts to the 
emitter and collector in the conventional process shows that 
ohmic behaviour of the contact results from germanium forming an 
n+ layer, sufficiently doped to produce a linear current-voltage 
characteristic as a result of field emission at the contact/GaAs 
interface. The fir~t nickel layer provides good adhesion to the 
semiconductor while the second nickel layer provided a cover to 
hold the liquid AuGe in uniform contact during alloying. For 
similar contacts alloyed at 750°C for 30 minutes, the mechanism 
by which ohmic behaviour results appears to be of a different 
nature to alloying just above the AuGe eutectic as for the 
conventional process. Figures 3.5.0 (h) shows that there is a 
much deeper penetration of both germanium and nickel into the 
GaAs. A high Ga surface concentration is also observed, 
indicating a certain level of Ga out-diffusion which seems to 
only be stopped by the overlayer of gold. It is believed at this 
stage that ohmic behaviour is due to the presence of an n+ layer 
at the contact/GaAS interface together with a strong 
concentration of a Ga-Ni compound in the region under the 
contact. It must also be noted that the oxygen contamination is 
133 
, 
r 
.1. 
greatly reduced when alloying at 750°C. However, the plot of 
figure 3.5.0 (h) cannot be correctly interpreted as a depth-
composition profile because the alloyed contacts had non-uniform 
surfaces (figures 3.5.0 (e) & (f)). The Ni/AuGe film ba'lled up on 
the GaAs surface during alloying, and thus the ion-milling 
process required for AES did not remove material in a uniform 
planar manner. The sudden non-ohmic behaviour of the contacts 
when alloying at 750°C is performed for more than 30 minutes is 
believed to be due to excessive Gallium out-diffusion resulting 
in a Ni-AS phase underneath the contact. The above results should 
thus provide the basis for further studies of high temperature 
alloying of Ni/AuGe films. 
Figures 3.5.0 (a) & (b) shows the surface of the Au/Zn/Au 
contacts to the base after alloying at 750°C for 30 mins and the 
AES profiles are shown in figures 3.5.0 (C) & (d). Definite 
cracks that appear on the contact surface are believed to be the 
result of different expansions of the zinc and the gold, together 
with an enhanced out-diffusion of Ga at the interface of the gold 
over layer and the zinc layer. Ohmic behaviour is believed to be 
the result of a p+ layer formed at the contact/GaAs interface by 
the diffusion of zinc into the GaAs together with a Ga-Au 
compound in the region underneath the contact. This mechanism is 
different to alloying at 450°C for 40s whereby ohmic behaviour is 
the result of a p+ region formed at the contact/GaAs interface 
due to the diffusion of zinc into the GaAs. No traces of oxygen 
were obtained after alloying at 750°C. It is also important to 
note that the value of specific contact resistance saturates as 
the alloying time is increased beyond thirty minutes. 
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4.3.0: proton implantation 
The extrinsic collector capacitance was significantly 
reduced with the deep implantation of protons (H+) into the 
extrinsic collector region underneath the base implant. The 
effect of reducing that capacitance together with the reduced 
base series resistance is a key factor in improving the 
performance of the device. It also prevents the implanted species 
in the base from diffusing further into the active region of the 
device during annealing. proton-implanted GaAs remains 
compensated even after high temperature anneal. 
4.4.0: performance of self-aligned Sum HBT 
The increase in f t is associated with the reduction in 
collector capacitance as a result of the implantation of protons 
in the extrinsic collector region, thus minimising the collector 
resistance-capacitance charging time Tee (see Appendix A2), and 
also a reduction in parasitic capacitances associated with the 
emitter as a result of the smaller emitter dimensions due to the 
proton-implanted region around the emitter contact. Also, the 
emitter contact itself is smaller because of the undercutting of 
the overlayer during dry etching. The increase in fmax is caused 
by an increase in ft and also by a reduction in the base series 
resistance rbb' and the collector capacitance (see Appendix A2). 
It must however be noted that improved performance of the above 
SAHBTS over conventional devices is only an indication of the 
possible superiority of the self-aligned process over the 
conventional technology. Further optimisation of the process is 
essential if the latter is aimed at production. 
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4.5.0: Zinc diffusion for HBTS 
Because of the non-directional nature of the zinc diffusion 
process, a self-aligned technology such as the one involving the 
fabrication of a T-shaped contact structure is not suitable. The 
extent of the lateral diffusion of zinc into the semiconductor 
would cause the whole of the active region of the device to be 
doped p type for devices with geometries (1 - 4 urn) comparable to 
the depth of the diffused zinc (~ lum). It is therefore essential 
to ensure that the lateral diffusion of the zinc stops before or 
at the edge of the active region. This is achieved by the use of 
the capping layer which protects the emitter contact and allows 
for the lateral diffusion to occur under the dielectric. The 
capping layer, together with an arsenic overpressure also prevent 
the loss of arsenic from the crystal during the diffusion. 
4.6.0: Advantages of self-aligned process compared to 
conventional process 
The self-aligned process described in this report thus 
provides us with the following advantages over the conventional 
method of fabricating HBTs: 
(i) using a single photoresist pattern, the T-shaped contact 
to the emitter, the implantation of the collector and base 
extrinsic regions and the base metallisation were performed. 
(ii) The separation between base metal and active emitter is 
controlled by the degree of undercut of the photoresist during 
the fabrication of the T-shaped contact structure. 
(iii) The process allows different metal combinations to be 
used for the contacts to emitter and base and a single annealing 
U6 
process provides better uniformity in the performance of the 
contacts and consequently of the devices. 
(iv) Isolation was achieved by proton bombardment of the 
surface outside the active transistor areas, also providing the 
destruction of the lateral emitter-base n-p diode at the same 
time. The isolation also serves the purpose of reducing the base-
collector extrinsic capacitance and preventing excessive 
diffusion of the extrinsic base implant during annealing. 
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CHAPTER 5: CONCLUSION 
Heterojunction bipolar transistors have been fabricated on 
MBE wafers using (i) the conventional fabrication process, and 
(ii) the new self-aligned process developed during this project. 
The latter process involved the definition of a T-shaped contact 
structure for the emitter by wet and dry etching techniques. 
Refractory metals deposited by sputtering were used because of 
their ability to withstand subsequent high temperature process 
steps. For a me'c 3.llisation system consisting of 
Ge(400A)/MO(2000A)/Ni(2000A) alloyed at 750°C for 30 minutes in a 
NZ atmosphere, a low specific contact resistance of 2 x 10-6 ohm-
cm2 was measured by standard transmission line model technique. 
Conventional metallisation schemes consisting of 
sequentially evaporated Ni(50A)/AUGe(600~)/Ni(200~)/AU(2000~) for 
the ° ° ° collector and Au(200A)/Zn(600A)/Au(2000A) for the base were 
all alloyed simultaneously. Specific contact resistances of 
8.6 x 10- 6 ohm-cm2 and 1.2 x 10-6 ohm-crn 2 were obtained for the 
collector and base contacts respectively. These contact 
resistance values are sufficiently low for the devices to exhibit 
good microwave performance. After alloying at 750°C for the self-
aligned process, the mechanisms by which good contact resistance 
occurred were found to be of a different nature to the liquid 
alloying technique used for the conventional process. This self-
aligned technique enabled the emitter contact, emitter active 
region, extrinsic base, base contact and isolation of the 
extrinsic collector to be performed with one mask. 
The possibility of using zinc diffusion as an alternative to 
ion implantation for doping the base contact regions was 
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investigated and acceptor concentrations of 1 x 1020 cm-3 were 
measured by 'Hall and stripe' technique. This method of doping 
the base contact regions allowed for very low ohmic contact 
resistance to be achieved. 
Air-bridge structures were investigated as a possible 
alternative to bonding pads and a process route is suggested 
whereby these structures could be incorporated as part of the 
self-aligned process; 
For transistors with the same'design dimensions (emitter 
dimensions: Bum x 16um) for both processes, the self-aligned 
process yielded HBT devices with better microwave performance 
(ft = 10.7 GHz and fmax= 9.B GHZ) than the conventional technology 
(ft = B.O GHz and ~aX= 7.9 GHZ). This improvement in performance 
is an indication of the possible superiority of the newly-
developed self-aligned process but further optimisation of the 
latter is required to improve further on the performance of the 
HBT. 
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CHAPI'ER 6: PROPOSALS FOR FUTURE DEVELOPMENTS OF SAHBTs. 
(a) Devices with emitter widths smaller than 8um should be 
investigated and the process should now be extended to the 
fabrication of circuits. 
(b) Fabrication of the T-shaped contacts using only dry 
etching should be investigated by involving other gases for the 
etching process and possibly other combinations of refractory 
metals. f? 
(c) Air-bridge structures should be incorporated as an 
integral part of the fabrication process. 
(d) The fabrication of SAHBTS should be investigated on MBE 
wafers with varying epitaxial structures. 
(e) Zinc diffusion should be incorporated as an integral 
part of the conventional process in the place of ion-
implantation. Higher doping concentration of the base contact 
region and lower values of specific contact resistance can then 
be achieved and the zinc diffusion process also offers a cheap 
and reliable way of doping the base contact regions. 
(f) A more detailed study of the mechanisms by which ohmic 
behaviour results after high temperature annealing should be 
carried out for the metallisation schemes used in the self-
aligned process and the study should also be extended to other 
metallisation schemes. 
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APPENDIX Al 
Properties of GaAs at 300K 
DIAMOND 
([, Ge, Si, ere) 
ZlNC3LENDE 
( GaAs, GaP I ere) 
Figure AtO : Lattice structures of Silicon and Gallium Arsenide. 
TablQA1: Comparison of wrier mobiliries berween GaAs and Si 
GaAs Si 
Electron mobility Ale 8500 cm I V - s 1500 em IV - s 
Hole mobi.@L ,up 400 cm I V - s 450 em I V - s 
Tabl eA2: Energy gaps for GaAs and AIGaAs at 297 K 
GaAs AlxGa,_x As 
E9 (direc t) 1.424 eV EQ (00< 0·45)=1.424 + 1.247x eV 
EQ(O.45<x<10l=1424+ 1.247x+1.147(x-O.45) eV 
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PROPERTIES OF GALLIUM ARSENIDE AT 300K 
Atoms/cm3 
Atomic weight 
Crystal structure 
Density (g/em 3) 
Dielectric constant 
Effective density of states
3 in conduction band, Ne (cm- ) 
Effective density of state~ 
in valence band, NV (cm-) 
4.42 x 10 22 
144.63 
Zincblende 
5.32 
13.1 
4.7 x 1017 
7.0 x 1018 
Ef fect i ve Mass, m* ImO 
Electrons 
Holes 
m* lh = 
0.067 
0.082 
m*hh = 
Electron affinity, X (V) 
Energy gap (eV) 
Intrinsic carrier concentration (cm-3) 
Intrinsic resisti vi ty (n -cm) 
° Lattice constant (A) 
Linear coefficient of thermal expansion 1 
6,L/L{jT (0 C - ) 
Minority carrier lifetime (s) 
Mobility (Drift) (cm2/v-s) 
Electron 
Hole 
Optical phonon energy (eV) 
Thermal conductivity (w/cm-oC) 
Thermal diffusivity (cm2/s) 
Vapour pressure (Pa) 
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0.45 
4.07 
1.424 
1.79 x 106 
lOB 
5.6533 
6.86 x 10- 6 
1238 
10-8 
8500 
400 
0.035 
0.46 
0.24 
1 at 900°C 
100 at 10500 C 
APPENDIX A2 
A/2. 0.0: THEDRY OF THE HETEROJUNcrroN BnDLAR TRANSIS'IDR 
A/2.1.0: Homojunction 
A homojunction is a junction in a single crystal in which 
both sides of the junction are made of the same material. By 
introducing impurities in the material, it is possible to have 
both p type and n type regions existing simultaneously in the 
semiconductor and form a p-n junction. By applying a voltage bias 
V across the junction, - we change the electrostatic potential 
barrier and thus the electric field within the transition region. 
Consequently, we would expect changes in the various components 
of current at the junction (figure A2.0). 
A/2.2.0: Heterojunction structure 
• 
A heterojunction is a junction in a single crystal between 
two dissimilar semiconductors (Gallium Arsenide and 
AluminiurnX Galliurnl_X Arsenide in the case of our heterojunction 
bipolar transistor). When the two conductors have the same type 
of conductivity, the junction is called an isotype heterojunction 
and when the conductivity types differ, the junction is called an 
anisotype heterojunction. 
A/2.2.1: Basic model 
The energy-band model of an ideal abrupt heterojunction 
which neglects the effects of interface traps was proposed by 
Anderson (1962), who based his efforts on the previous work of 
Shockley. we consider this model next, since only slight 
modification of the model is needed to account for non-ideal 
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Figure A2.0 : Properties of an equilibrium p-n junction (a) isolatED 
(i ) regions (b) junction, showing space charge in the 
transition region W, the bJilt in voltage and the 
energy bands (c ) directions of the frur components 
of particle flow within W I and the result ing current 
directions. 
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Forward bias V=Vf Reverse bias V= -Vr 
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Figure A2.0: Effects of bias at a p n junction i depletion region 
(i i) width I electrostatic potential, energy band diagram, 
and particle flow and current directions within W. 
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cases such as interface traps. Figure A2.l shows t.he energy-band 
diagram of t.wo isolat.ed nand p t.ype semiconduct.ors. The t.wo 
semiconduct.ors were assumed to have different. bandgaps Eg1 and 
Eg2 , different work functions <7>1 and CP2 ' different. elect.ron 
affinities X1 and "X.2. The difference in energy of the conduction 
band edges in t.he two semiconductors is represented by ~EC and 
that in the valence band edges by ~EV· Figure A2.2 shows that the 
discontinuity in the conduction band edges is simply the 
difference in electron affinities of the two materials. 
B.]n A2. 0 
Eqn A2.l 
or B.]n A2.2 
Equat ion A2. Z is an important relat. ion because fj.Ec and !lE V 
are known for GaAS/Alx Gal_XAS, while the difference between the 
electron affinit.ies is not. well established. 
When a junction is formed between these semiconductors, the 
energy-band profile at equilibrium is as shown in figure A2.2 for 
an n-p anisotype heterojunction. The Fermi level must coincide on 
both sides in equilibrium and the vacuum level is everywhere 
parallel to the band edges and is continuous. The total built-in 
potential Vbi is equal to the sum of the partial built-in 
voltages Vb1 and Vb2 ' where Vb1 and Vb2 are the electrostatic 
potentials supported at equilibrium by semiconductors 1 and 2, 
respectively. The discontinuity in the conduction band edges~Ec 
creates a pot.ential step or 'spike' barrier for electrons 
transversing to the 'p' type base (figures A2.3 and A2.4). Thus 
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'junction at thermal equilibrium 
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there will be a potential drop in the interface of these two 
materials which can be used to accelerate electrons over the 
short interfacial distance to a kinetic energy close to, but 
lower than the difference of minima (~ 0.3 eV) in order to 
eliminate intervalley scattering mechanisms (i.e. the electrons 
are restricted to the central valley of the conduction band where 
the effective mass for electrons is a minimum) (See Appendix A3.0 
for further details). Then the majority of these "hot" electrons 
will move at higher velocity than the maximum diffusion velocity 
of minority carriers. The width, and more generally, the shape of 
the spike must be designed so that tunneling through the complete 
barrier is prevented, therefore the majority of electrons can be 
accelerated at appropriate energy (and not at lower energy). The 
width of the spike region depends mainly on the doping level of 
the n region (emitter). 
A/2.3.0: The heterojunction bipolar transistor (HBT). 
The concept of using a heterojunction in a bipolar 
transistor is almost as old as the bipolar transistor itself [1]. 
The first idea was to use a wide bandgap emitter material in 
order to improve the emitter efficiency y, hence the current gain 
of the transistor. The HBT has an n type AIXGa l _ X ~s emitter, a 
p type GaAs base and an n type GaAs collector. 
The potential advantages of HBTs include:-
(1) The larger emitter bandgap prevents back-emission of holes 
into the emitter, resulting in higher emitter efficiency and 
higher current gain; 
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I 
(2) High base doping for low base resistance and good resistance 
to punch through; 
(3) Lower emitter doping for lower emitter-base capacitance; 
(4) Improved frequency response because of higher current gain 
and lower base resistance; 
(5) A wider temperature range of operation [2]. 
A/2.4.0: Grading of the emitter-base bandgap. 
For 
potential 
an abrupt heterojunction, there is an additional 
spike (figure A2.4) at the emitter-base junction which 
reduces injection into the base and hence, the current gain. The 
spike mayor may not limit current, depending on the rate of 
emission of electrons over the spike, their rate of 
thermalisation in the base, and the rate at which the thermalised 
electrons are ca:ried away by diffusion [3]. 'Grading' the 
emitter-base heterojunction together with the composition and 
doping grading in the base may be used to improve the electron 
transit time there. A quasi electric field can be generated by 
creating an aluminium (AI) gradient in the base of an AIGaAs/GaAs 
HBT, decreasing in Al content from emitter to collector. 
A/2.5.0: Current capability. 
In the HBT, the presence of an emitter-base heterojunction 
profoundly modifies the transistor's injection efficiency and 
thus its current gain. Figures A2.3 and A2.~ show carrier 
movement in an npn transistor. In normal operation, the emitter-
base junction is forward biased and the collector-base junction 
is reverse biased. Electrons are injected from the n type emitter 
into the p type base. some of these electrons recombine in the 
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emitter-base interface, in the base region and some reach the 
collector (figure A2.3). 
A common figure of merit for the current handling capacity 
of a bipolar transistor is the common emitter current gain h 
which is given by: 
hFE = ~ = In - I r Eqn A2.3 
Ib Ip + Ir + IS 
where In is the electron current injected from the emitter to the 
base, I p is the hole current injected from the base to the 
emitter, IS is the current due to electron-hole recombination in 
the emitter-base space charge region and Ir is the electron 
injection current which is lost due to recombination within the 
base region. 
provided the base width Wb is less than about one tenth of 
the diffusion length of electrons in the base, the effects of Ir 
on the current gain can be ignored. Assuming that IS is small 
relative to Ip , then equation A2.3 can be simplified to: 
(h FE )max = In 
Ip 
Eqn A2.4 
In and Ip can be expressed in terms of emitter-base voltage 
veb (Sze 1981): 
In = q A Dnb nob (exp [q veb J - 1) Eqn A2.S 
Lnb K T 
where q = electronic charge, 
A = cross sectional area of transistor, 
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Dnb = minority carrier diffusion coefficient (base), 
Lnb = minority carrier diffusion length (base), 
nob = equilibrium carrier concentration in the base, 
K = BOltzman's constant, 
T = temperature. 
Similarly, 
where 
I P = q A Dpe Poe 
Lpe 
(exp [q Veb ] - 1) 
K T 
Eqn A2.6 
D pe = minority carrier diffusion coefficient (emitter), 
Poe = equilibrium carrier concentration in the emitter, 
Lpe = minority carrier diffusion length (emitter). 
substituting equations A2.S and A2.6 in equation A2.3, the 
current gain is given by: 
(hFE )max = Dnb Lpe x nob Eijn A2.7 
Dpe Lnb Poe 
The two values nob and Poe can be expressed in terms of nj , 
the intrinsic carrier concentration, and the doping levels of the 
base and emitter, as follows: 
nob - n'b2 Eqn A2.8(a) - I 
Pb 
Poe = nie
2 
Ne 
Eijn A2.8(b) 
where nib = intrinsic carrier concentration of the base, 
nie = intrinsic carrier concentration of the emitter, 
Pb = doping level of the base, 
Ne = doping level of the emitter. 
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By using equations A2.8(a) and (b) in equation A2.7, we 
have: 
(hFE )max = Dnb Lpe x Ne x nib 2 B:In A2. 9 
Dpe Lnb Pb n· 2 le 
where nib 
2 
= Neb Nvb exp (-Eg2 ) B:{n A2.10 
K T 
and n. 2 
= Nee Nve exp (-Eg1 ) B:In A2.ll le 
K T 
Also, Neb = Density of states of holes in the conduction band 
for the base, 
Nvb = Density of states of electrons in the valence band 
for the base, 
Nee = Density of states of electrons in the conduction 
band for the emitter, 
N
ve 
= Density of states of holes in the valence band for 
the emitter. 
combining equations A2.9, A2.10 and A2.11 will result for 
the current gain in the form of: 
K T 
where 
Also, the various density of states can be re-written in 
terms of effective masses of the carriers in the various bands as 
follows: 
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Eqn A2 .13( a) 
• where [mpb 1 = effective mass of a hole in the conduction band of 
the base, 
h = Planck's constant. 
Similarly, 
Eqn A2 .13( b) 
If. 
where [mnb 1 = effective mass of an electron in the valence band 
of the base, 
and ill )j~ = 2 [( 2TT [mne 1 K T 
h2 
Eqn A2.13( c) 
It 
where [m
ne 
1 = effective mass of an electron in the conduction 
band of the emitter, 
and Eqn A2 .13( d) 
if 
where [m pe 1 = effective mass of a hole in the valence band of 
the emitter. 
Substituting equations A2.l3(a), (b), (c) and (d) into 
equation Al.12 yields the final expression for the current gain 
as follows (equation A2.l4): 
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Thus, the ratio of the emitter doping to the base doping 
(Ne /P b ) and the energy difference between the n type emitter 
bandgap and the p type base bandgap are two important elements in 
determining the current gain of the HBT. 
As a matter of interest, let us compare this expression with 
the expression for the current gain of a homojunction bipolar 
transistor (an example of which would be a silicon bipolar 
transistor) [Sze 1981]: 
Eqn A2.1S 
Thus the ratio of the emitter doping to the base doping is 
one of the main factors affecting the gain of a homojunction 
transistor. 
A/2.6.0: The transition frequency "ft" 
"ft" is related to the sum of the different transit or 
charging times (t ) between the emitter and the collector and is 
ec 
given by: 
Eqn A2.16 
Eqn A2.17 
where leb = emitter-base junction capacitance charging time and 
is given by: 
Eqn A2.18 
where re = K T / q re is the intrinsic emitter resistance, 
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Ce emitter capacitance, 
Cc = collector capacitance, 
Cp = parasitic capacitances associated with the emitter. 
Lb is the base transit time which is given by: 
Lb= Wb2 
11 Db 
Eqn A2.l9 
where ~ is equal to 2 for a uniformly doped base layer. 
td is the base-collector depletion layer transit time and is 
given by: 
Ld= xd 
2VS 
Eqn A2.20 
where xd is the width of the collector depletion region and Vs is 
the saturation velocity of carriers in the collector. 
LciS the collector resistance-capacitance charging time 
= re Cc Eqn A2.2l 
where r C = collector series resistance. 
Thus, the transition frequency "f t " is given by: 
f t = ~[( C C + C e + C P 
2Tr 
2 -1 
) K T + Wb + xd + re Cc 1 
q le llDb 2Vs 
Eqn A2.22 
From equation Al.22, it is clearly seen that to increase 
the ft, the transistor should have a very narrow base thickness, 
a narrow collector region and should be operated at high current 
level. To obtain high ft, each element contributing to the 
transition time Lee must be minimised. We shall see how the 
GaAS/A]XGal-X AS heterojunction transistor makes this possible. 
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At identical dimensions, the HBT can permit very low 
emitter-base charging time with a low current density due to the 
low emitter doping level compared to the base. The base transit 
time, another factor in the total transit time, varies with the 
square of the base thickness. Thus this time can be lowered by 
reducing the base thickness. Finally, the last two terms in 
Tee are, respectively, functions of the collector thickness and 
doping level. 
A/2.7.0: Maximum oscillation frequency ~ax: 
f max is given by: (Sze 1981) 
Y2 ) Eqn A2.23 
where f t is the transition frequency and fp is the parasitic 
frequency given by: 
f P = __ OC--,,-O __ _ Eqn A2.24 
(8IT rbb' Cc 
where rbb' and Cc are the base resistance and the collector 
capacitance respectively and ~O is the dc common base current 
gain of the transistor: 
~ = Collector current o Eqn A2.2S Emitter current 
With the HBT, the base region is heavily doped, thus 
resulting in the low base resistance and therefore higher fmax 
can be obtained. To increase further the fmax in the HBT, the 
base series resistance Rbb' must be lowered to a minimum. 
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APPENDIX A3 
A3.0.0: Molecular beam epitaxy (MBE) 
One of the most versatile techniques for growing epitaxial 
layers is called 'molecular beam epitaxy' (MBE). This technique 
is capable of depositing a variety of very thin films at low 
teJrperatures, with a high degree of uniformity and 
reproducibility. Materials routinely deposited by MBE include 
those from the III-V category (GaAs, AIGaAs, Gap, AlAs, GaAsP, 
GaSbAs, InP, InGaAs, InAIAS, InSb, InAS, InGaP etc), from the IV 
category (Si, Ge, SiGe), from the 11-IV (CdTe, CdS, ZnTe, Znse) , 
and from the II-vI category (PbTe, PbSe etc) as well as various 
metals (AI, W, MO, AU, Pt, Ti etc). 
The properties of these materials as grown by MBE have 
proved to be especially well suited for fabricating both 
microwave and optoelectronic devices. In fact, MBE is presently 
the best epitaxial technique capable of meeting the requirements 
of devices such as GaAs/AIGaAs HBTs which may have more than 
fifteen alternating layers, o some of which may be as small as lOA 
thick. The device efficiency depends to a large extent on the 
abruptness of interfaces and the doping profile associated with 
each layer. 
compared to other epitaxial growth techniques, only MBE 
gives the high degree of control and versatility necessary to 
fabricate these kinds of structures. In addition, the dislocation 
densities, mobilities and minority carrier lifetimes of MBE grown 
films are generally equal or superior to those grown by other 
state-of-the-art epitaxy techniques. Liquid phase epitaxy (LPE) 
. for example, is limited by poor uniformity and surface 
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morphology. Vapour phase epitaxy (VPE), on the other hand, is not 
capable of the film thickness control found with MBE. 
In MBE, the substrate is held in a high vacuum while 
molecular or atomic beams of the constituents impinge upon its 
surface (figure A3.0). For example, in the growth of AIGaAs 
l~yers on GaAS substrates, the AI, Ga, and As components, along 
with the dopants, are heated in separate cylindrical cells. 
Collimated beams of these constituents escape into the vacuum and 
are directed onto the surface of the substrate. The rates at 
which these atomic beams strike the surface can be closely 
controlled, and growth of very high quality crystals results. The 
sample is o held at relatively low temperature· (about 560 C for 
GaAs) in this growth procedure. Abrupt changes in doping or in 
crystal composition (e.g., The ratio of Al to Ga in AIGaAs) can 
be obtained by controlling shutters in front of the individual 
beams. Using slow growth rates (lum/hr), it is possible to 
control the shutters to make composition changes on the scale of 
the lattice constant. Because of the high vacuum and close 
controls involved, MBE requires a rather sophisticated set-up, 
but the versatility of this growth method makes it very 
attractive for many applications. 
In the microwave digital area, devices which are fabricated 
by MBE include IMPATT diodes, mixer diodes, HEMTS, HBTS and 
HIGFETS, among others. In the optoelectronic area, LEDs, single 
and double heterojunction lasers, multi quantum well lasers and 
GRINSCH (graded index separate confinement heterojunction) 
lasers, amonst others, have also been fabricated by MBE. 
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For our purpose, the epitaxial layers for the HBTS were 
grown by MBE on two inch diameter undoped semi-insulating (100) 
GaAs. Semi-insulating GaAs was used to minimise parasitic 
capacitance. Beryllium is used to dope the base (p type) and 
silicon to dope the n type GaAs and AIGaAs. Table A3.0 describes 
tne typical epitaxial layers likely to be encountered while 
processing GaAs/AIGaAs HBTS. 
The purpose of the cap layer is to prevent the AIGaAs layers 
of the emitter from being in direct contact with air, since 
AIGaAs oxidises readily in air. Also, the cap is usually heavily 
doped to provide good ohmic contact to the emitter. Some wafers 
- include two cap layers, which are only necessary when the doping 
of the emitter is different to the doping of capl. Cap2 thus 
allows for on 117 one parameter (doping concentration or material) 
to be changed at once since changing two parameters at the same 
time results in unstable electrical properties. The 'grading', 
which gradually changes the lattice constant, allows the band gap 
of the cap (GaAs) to gradually change to meet the band gap of the 
emitter (AIGaAs). The super lattice layers minimise the migration 
of defects and impurities during the growth of the layers. The 
emitter-base interface can be parabolically graded by a variable 
super lattice. The base layers are confined between two undoped 
(100) GaAs layers in order to prevent the out-diffusion of Be 
atoms from the base during material growth. Basel is heavily 
doped to provide good ohmic contact to the HBT base (base2). The 
sub-collector provides a high breakdown voltage and consequently 
acts as a protective layer to the HBT collector (collector2). The 
layer configuration described can vary from wafer to wafer. 
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TABLE A3.0 
. TYPE OF WAFER· MBE example ; 
I 
Type • Doping (cm-3) i Layers Thickness(A) Al% Comments 
+ 500 5 x 1018 -Cap 1 n 
Cap 2 n+ 500 2 x1018 -
, 
, 
n+ 700 2 x1018 O-~ - ! Grading 
Sub-emitter 
610 2 x1018 30 - I (or Emitter 1) n i 
i 
Emitter (2) n 3000 2 X1017 30 -
Super 2 x 1017 -lattice n 90 ! 
! 
I 
Spacer layer I 100 - I I I 
I 
I I 
pH ! 1 x1019 Base (1) (fJ0 -
+ 3000 1 x1018 -Base (2) p 
Spacer layer I 100 -
Sub-collec tor 
- 10000 1 x1016 (or Collec tor 1 ) n -
+ 5000 2 x1018 Collector 2 n -
Super 
-lattice I 
Semi-insulating 
SI undoped -
I subs trate 
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APPENDIX A4 
A/4.0.0: The Transmission line model (TLM) for assessment of 
contact resistance. 
The most common method for assessing the performance of 
ohmic contacts to semiconductors is the four point probe 
't~ansmission line model' experiment, originally proposed by 
Schockley. He suggested that the total resistance between two 
contacts (each contact of length 'd' and width 'W'), separated by 
a dist.ance' l', could be measured and plotted as a function of 
'l'. To do this, a constant current t.hrough adjacent pairs of 
rectangular contact pads of varying separation (figures A/4.0 and 
A/4.1). The volt.age drop across the contacts is then measured and 
used to calculate the observed resistance (R=V/I). Plotting the 
resistance values obtained against the corresponding contact 
separations results in a straight line graph, the characteristic 
equation of which is: 
where 
= 2 Rsk LT 
w 
+ Rsh·l 
w 
Eqn A4.0 
Rtotal = Total resistance between any two contacts (ohms), 
RC = contact resistance (ohms), 
Rsh = sheet resistance of layer between the contacts 
(ohms/square), 
Rsk = Sheet resistance of semiconductor layer under the 
contacts (ohms/square), 
LT = Transfer length (i.e. the distance required for 
current to flow in or out of the contact; also 
known as the distance from the edge that the 
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" 
1 
current in the semiconductor falls to lie of its 
original value, (il) 
W = Contact width (il), 
d = Contact length (il), 
Contact separation (u). 
The intercept on the resistance axis represents the 
resistance experienced at zero separation and corresponds to 2 RC 
(twice the value of contact resistance), because the current 
flows into the contact and then returns through the same contact. 
Now, 
The contact resistance, RC ' is thus 
RC = Rintercept 
2 
W W 
from the equation of a straight line (y = mx + c). 
The slope of the graph is given by: 
Eqn A4.1 
Eqn A4.2 
The sheet resistance between the contacts (Rsh) can thus be 
determined experimentally from the above equation. 
A/4.1.0: The transfer resistance (Rt) 
Because of the obvious effect of size upon RC' it has become 
useful to refer to the contact resistance in terms of a 
normalised contact size, usually Imm (1000 microns). Therefore, 
RC is often described in terms of an ohm-mm value and termed the 
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) 
transfer resistance, which is given by: 
(where W is in mm) Eqn Alt.3 
Al4.2.0: Specific contact resistance (~( 
For a more universally accepted assessment of contact 
performance, a specific contact resistance measurement is 
required. This, ideally, is the resistance of a unit area of the 
metal-semiconductor interfacial layer. Equation A2.0 provides an 
estimate of ~( (ohm-cm2 ) through the transfer length LT For an 
electrically long contact (d » LT ), the sheet resistance under 
the contact is unmodified, Le. 
therefore, 
and the specific contact resistance ~( is given by: 
from the above definition. 
However, in cases where a modification is made to the sheet 
resistance underneath the contact (Rsk 1 Rsh)' extra experimental 
data is required to modify the equation. Such an experiment that 
will supply this data is the 'end resistance' measurement. 
Al4.3.0: End resistance measurement (RE) 
(a) Method 1 
The total resistance between any two contacts is given by: 
Rtotal = 2RC + Rsh' l 
w 
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Eqn A4.5 
~ .. 
j 
.-J.:.o 
However, RC' the contact resistance, can be shown to be 
equal to 
where 
RC = Rsk' LT coth (d/LT ) 
w 
Hence, for d 9 2LT ' 
R 
total 
w w 
Eqn A4.6 
Eqn A4.7 
Eqn ALt·8 
The relationship of equation A4.8 is plotted in figure A4.2 
and shows that, if the sheet resistance under the contact is 
significantly modifi,ed, then LX = 2LT . In this case, the correct 
value of eC can be found by performing an additional measurement, 
the contact end resistance (RE) measurement. 
To measure RE ' the standard technique is to pass a constant 
current between two contacts and to measure the potential between 
one of these contacts and an opposite outside contact pad. The 
value of RE is then V/I (figure A4. 3). 
In terms of TLM measurements, 
RE = j Rsk' Pc " 1 Eqn A4.9 
----
W sinh(d/LT 
1 Eqn A4.l0 
LT' W sinh(d/LT 
on eliminating Rsk using equation A4.8 . 
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l. 
Figure A 4·4: Contact resistance evaluation with the current 
entering from the left(l1) or the right (I2)' 
~----------R3----------~ 
(R'c-REl (RCRE)' 
Figure A 4.5 : Addition of an extra resistance (R3 ) measurement 
on the TLM provides a value for RE' 
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l. 
2. 
From the above equations, 
RC = Cosh( d/LT ) 
RE 
Eqn A4.11 
Thus, LT can be found and Pecan be determined from the 
equation of RE' 
(b) Method 2 
It is possible when the contact resistance forms a 
significant part of the intercontact resistance, and particularly 
for electrically short short contacts (d < LT}' to determine RE 
by an extension of the resistance measurements used to obtain the 
TLM graph. In figure A4.4, it can be seen that the contact 
resistance, with the current entering from the left, is RC' (12=0) 
and from the right i~ RC (11=0). 
Therefore, 
In figure A4.5, 
Eqn A4.12(a) 
Eqn A4.12(b) 
Eqn A4. 12 ( c ) 
the addition of an extra resistance 
measurement on the TLM test pattern provides a value for RE' 
I 
R1 = Reo + RA + Re Eqn A4.13(a) 
R2 = RC + Ra + Re2 Eqn A4.13(b) 
I 
R3 = Reo + RA + Re + RC - 2RE + Ra + RC2 Eqn A4.13(c) 
Thus, 
Eqn A4.14 
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APPENDIX AS 
AS.O: Sputtering: An overview. 
sputtering, i.e., the removal of surface atoms due to 
energetic particle bombardment, is caused by collisions between 
the incoming particles and the atoms in the selvage, i.e., the 
near surface layers of a solid. Generally, an incoming particle 
will collide with the atoms of the solid, thereby transferring 
energy to the atomic nuclei. If more energy is transferred than 
the binding energy at the lattice site , a primary recoil atom is 
created. The primary recoil atoms will collide with other 
target atoms distributing the energy via a collision cascade. In 
crystalline materials, the probability for collisions to create 
primary recoil atoms, as well as the development of collision 
cascades, is influenced by the crystal structure due to 
channeling, blocking or shadowing and focusing effects [AS.O]. 
Besides sputtering, several other effects are observed with 
particle bombardment of surfaces (figure AS.O). These are in 
general, backscattering [AS.I] as well as trapping and reemission 
of incident particles [AS.2], desorption of surface layers 
[AS.3], the emission of electrons [AS.4], the emission of photons 
[AS.S] and a change in surface structure and topography [AS.6]. 
Sputtering occurs if matter in two extreme states, such as a 
hot plasma and a solid, interact with each other, or if a 
directed beam of energetic particles hits a surface. Although 
application of the sputtering process to the deposition of thin 
films has been known and practiced for a long time, it is only 
relatively recently that this method has become a serious 
competitior to vacuum evaporation. Sputtering offers advantages 
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over most other deposition techniques if any of the following 
characteristics or film types are important: 
1) Multicomponent films (alloys, compounds, etc.); 
2) Refractory materials; 
3) Insulating films; 
4) Good adhesion; 
5) Thickness uniformity over large planar areas; 
6) Step coverage. 
Sputtering mat not bea suitable method to use if any of the 
following limitations are unacceptable: 
1) Source material must be available in sheet form; 
2) Deposition rates are usually less than 2000 A min- 1 
3) substrate must be cooled. 
A5.1: Radio-frequency (RP) sputtering 
A typical rf sputtering system is depicted in figure A5.1. 
The gas (argon) inlet and vacuum pumping system are not shown 
here. The forward and reflected power meters shown separately 
here are commonly incorporated into the rf generator chassis. 
Unlike a dc glow discharge system, the rf system can operate at 
low gas pressures needed for reliable sputtering work and is 
capable of relatively high coating rates and can deposit both 
conducting and insulating materials. 
Radio-frequency sputtering is a very simple operation. The 
proper target(s) is installed and the wafer(s) are loaded into 
the chamber which is then closed and evacuated to a good vacuum 
(~ 1 x 10- 6 t ). The argon pressure is then adjusted, and the rf 
generator is turned on and set for about one-fouth power. The two 
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FIGURE ASl Cross section of an RF sputtering system. 
adjustment controls of the matching network are then tuned to 
give zero reflected power. Subsequent steps of increasing the 
power level and retuning the matching network are needed to bring 
the power up to the desired operating level. The substrates are 
covered by a shield (or 'shutter', not shown in figure AS.l) 
during pumpdown, during initial tuning of the matching network, 
and during sputter cleaning of the target. A few minutes at the 
desired operating power level will sputter the target surface 
clean and ensure that the sputtered deposit will be pure. The 
shield is then opened and the wafer is coated to the required 
thickness of deposited material. It is necessary to shield the 
substrates and sputter the target clean each time new substrates 
are installed. 
The sputter ~leaning of the target serves two additional 
useful functions. The plasma always assumes a potential somewhat 
positive with respect to all surfaces to which it is exposed. As 
a consequence, all interior surfaces of the sputtering system are 
subjected to ion bombardment. The energies of ions impinging on 
surfaces other than the target are too low to cause sputtering, 
but are high enough to be very effective in causing desorption of 
gases. This scrubbing action is so effective that a burst of gas 
is detected (as an increase of pressure in the foreline) at the 
time the discharge starts. The foreline pressure goes back to its 
equilibrium value after a moment or two. In addition to the 
scrubbing action of the discharge, there is a highly effective 
pumping action due to the sputtering of the material from the 
target. The material sputtered during the target cleanup period 
will deposit on exposed surfaces including the back of the shield 
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that is protecting the substrates. This deposit, being 
automatically clean, is highly reactive and combines strongly 
with any reactive gas remaining in the chamber. This action, 
known as 'gettering', removes reactive gases remaining in the 
chamber at a high rate, i.e .. , provides a very efficient pumping 
action. 
Radio-frequency sputtering is very useful as a means of 
depositing thin film coatings onto parts and substrates. The rf 
system is very simple to operate and gives reliable, repeatable 
coatings. 
A5.2: unique characteristics of sputtering 
It is not uncommon to try to make comparisons of the 
evaporation and the sputtering methods of depositing thin film 
coatings, looking 'for differences in quality, but it quickly 
becomes apparent that this is not a useful approach. The choice 
between evaporation and sputtering is usually a matter of 
convenience, although there are some things that can be done only 
by sputtering. Some of the unique characteristics of sputtering 
that are considered in evaluation of this coating method are the 
following: 
i) Deposition rates do not differ a great deal from one material 
to another, this is often a useful feature in multilayer 
depositions. 
ii) Thickness control is very simple. fter a calibration run has 
been made, thickness control is really a matter of setting a 
timer. 
iii)The lifetime of a sputtering target may be as long as 
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hundreds of runs and is seldom less than 20. This is in sharp 
contrast to evaporation, where a source seldom lasts as long as 
10 runs. 
iv) In sputtering alloys and other complicated materials, the 
deposit maintains stoichiometry with the original target 
composition. 
v) Cleaning of parts and substrates by reverse sputtering is an 
advantage that can be gained with no other process. One can 
combine sputter-cleaning with vacuum evaporation, but this 
obviously tends to complicate operations. 
vi) Ejection of particles from sources during evaporation is a 
problem and is known as 'spitting'. The latter does not occur in 
sputtering. 
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APPENDIX A6 
A6.0: Ion implantation 
Ion implantation is widely used throughout industry as part 
of the technology for fabricating electronic devices and 
integrated circuits. Its use is due to several important 
advantages it has over other doping techniques. For example, the 
concentration of dopant atoms in the semiconductor can be 
controlled and varied between wide limits. Also, the technique 
enables the doping to be performed uniformly and reproducibly 
over large areas, and by varying the energy of the incident ion 
beam, it is possible to vary its penetration into the 
semiconductor (figure A6.0). Hence, the distribution of carriers 
with depth can be modified easily. - With the aid of a suitable 
mask, it is also po~sible to implant selective areas to form, for 
example, the contact regions for the base of the HBT. 
The technique of ion implantation entails the bombardment of 
a material with high velocity, positively charged ions produced 
in a source held at a high dc potential. After extraction from 
the source, the beam is mass analysed and allowed to accelerate 
to the target (sample) which is at earth potential. When the ions 
impinge on the target, the majority penetrate some distance and 
slow down by random interaction with the nuclei and electrons of 
the target. They come to rest at a depth which is a function of 
the ion energy and of the mass and atomic number of both ion and 
target atoms. predictions of the depth distribution of implanted 
atoms are possible for amorphous targets and are characterised by 
a projected range, Rp, and a standard deviation ~p (or half 
width) which signifies the spread in the profile (figure A6.1). 
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perhaps the main disadvantage of ion implantation is the 
structural damage caused to the substrate due to the dissipation 
of energy by the incoming ion. That is, the ion slows down and 
comes to rest by colliding with atoms of the target, so that they 
are displaced from their lattice sites. The amount of damage 
depends on the mass and energy of the ion, the temperature of the 
target and the number (dose) of ions received. In general, the 
heavier the ion, the greater the damage. In the extreme, a high 
dose of heavy mass ions can produce an amorphous or finely 
crystalline layer of thickness about 2-3 times Rp at the surface 
of a crystalline target. TO remove this gross damage, an anneal 
is required, which not only repairs the lattice but provides the 
energy required to place the implanted atoms on the correct 
lattice sites for them to act as dopants. In GaAs, these two 
processes seem to be sequential since the lattice recovers prior 
to the electrical activation of the implanted atoms. However, 
there is always residual damage in the form of dislocation loops 
which tend to decrease in concentration as the temperature is 
raised. The necessary post-implantation annealing cycle has posed 
a serious problem to the application of ion implantation to 
device and circuit fabrication, since GaAS readily decomposes 
above 640°C. How this problem has been overcome is discussed 
next. 
Early studies of ion implantation in GaAs revealed that thin 
layers (;O.lum) of dielectrics such as Si02 and Si3N4 were able 
to suppress the decomposition of the GaAS and allow the 
electrical activation of implanted ions to occur. However, the 
efficiency of the encapsulating layer depends on the deposition 
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method, on the substrate temperature during deposition and on the 
composition. The reason for this dependence appears to be 
associated with the strain set up between the layer and the GaAs 
which, if excessive, can cause bubbling and mechanical failure of 
the encapsulant. It was also thought for some time that the 
control of arsenic overpressure to prevent dissociation--might 
allow capless annealing to be used. However, this seems to be 
true .. only for relatively low dose implants and temperatures 
below about 950°C. 
Since most implanters are limited to a voltage of about 
200KV, there has been empha~is on the use of light ions, in 
particular Si for n type regions and Be for p type applications. 
The heavy ions Se, Te and Cd are not favoured because the 
available ion range is too limited. The important difference 
between donor and acceptor implants in GaAS is the ease with 
which the acceptors become electrically active compared with the 
donors. The reason for this difference between acceptors and 
donors is not clear. During the annealing of acceptor implanted 
GaAs, there is often significant broadening of the profiles, the 
amount depending on dose and· annealing temperature. Recently, 
rapid thermal annealing (RTA) has been used successfully to limit 
the diffusional broadening of the profiles that occurs during 
long time anneals in a furnace. 
A method of obtaining the required isolation in GaAs devices 
is to create selectively, high resistivity layers using ion 
implantation. This can be achieved using, for example, protons, 
which create defects which compenstae both p type and n type 
GaAs. Heavier mass ions can be used instead of protons and may be 
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particularly useful for isolating very shallow layers. BOron and 
nitrogen implants have been used but, if good thermal stability 
is essential, then, oxygen ions should be used. Following 
implantation, oxygen implanted samples are usually annealed at 
temperatures between 600°C and 800°C to produce high resistivity 
layers due to the presence of deep levels associated with the 
oxygen. The radiation damage in this case will be removed during 
the high temperature anneal. 
The annealing process produces high electrical activities 
and good mobilities for low dose implants and acceptable levels 
of activation for high doses. 
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APPENDIX AS 
LIST OF ABBREVIATIONS 
AES 
CVD 
FA 
HBT 
LPE 
MBE 
MOCVD 
MOVPE 
PMMA 
RIBE 
RIE 
RHEED 
RTA 
SAHBT 
SEM 
STEM 
SPE 
TLM 
VPE 
Auger electron spectroscopy 
Chemical vapour deposition 
Furnace annealing 
Heterojunction bipolar transistor 
Liquid phase epitaxy 
Molecular beam epitaxy 
Metal-organic chemical vapour deposition 
Metal-organic vapour phase epitaxy 
polyrnethylmethacrylate 
Reactive ion beam etching 
Reactive ion etching 
Reflection high-energy electron diffraction 
Rapid thermal annealing 
Self-aligned heterojunction bipolar transistor 
scanning electron microscopy 
Scanning transmission electron microscopy 
Solid phase epitaxy 
Transmission line model 
Vapour phase epitaxy 
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APPENDIX A9 
LIST OF SYMBOLS 
A 
~o 
C 
Cp 
d 
Dnb 
Dpe 
Eg 
f max 
f t 
fp 
h 
Cross sectional area of device 
DC common base current gain of transistor 
Capacitance 
Collector capacitance 
Emitter capacitance 
Parasitc capacitance 
Contact pad length 
Diffusion coefficient 
Minority carrier diffusion coefficient (base) 
Minority carrier diffusion coefficient (emitter) 
Bandgap energy of semiconductor 
Maximum 09cillation frequency 
unity gain cut off frequency 
Parasitic frequency 
Planck's constant 
hFE Common emitter current gain (13) 
Ib Base current 
le Collector current 
le Emitter current 
In Electron current injected from emitter to base 
Ip Hole current injected from base to emitter 
Ir Electron injection current loss due to recombination 
within the base region 
IS Current due to electron-hole recombination in the 
emitter-base space charge region 
J c Collector current density 
197 
·~. 
K 
L 
Lnb 
Lpe 
LT 
m 
[mnb]* 
[mne] * 
[mpb] • 
[mpe] * 
Boltzmann's constant 
separation between contact pads 
Minority carrier diffusion length (base) 
Minority carrier diffusion length (emitter) 
Transfer length 
Gradient 
Effective mass of an electron in the valence band of 
the base 
Effective mass of an electron in the conduction band of 
the emitter 
Effective mass of a hole in the conduction band of the 
base 
Effective mass of a hole in the valence band of the 
emitter 
~ Numerical factor in equation for base transit time 
n Doping density 
NA Acceptor concentration 
NO Donor concentration 
Neb Density of states of holes in the conduction band for 
the base 
Nee Density of states of electrons in the conduction band 
for the emitter 
Ne Doping level of the emitter 
Nvb Density of states of electrons in the valence band for 
the base 
N
ve 
Density of states of holes in the valence band for the 
emitter 
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nib Intrinsic carrier concentration of the base 
nie Intrinsic carrier concentration of the emitter 
nob Equilibrium carrier concentration in the base 
c:p Work function 
Pb Doping level of the base 
Poe Equilibrium carrier concentration in the emitter 
q Electronic charge 
rbb' Base series resitance 
re collector series resistance 
re Intrinsic emitter resistance 
RC Contact resistance 
RE End resistance measurement 
Rp projected range 
Rsh Sheet resistance of layer between the contacts 
Rsk Sheet resistance of semiconductor layer under the 
Rt 
Rtotal 
Pc 
T 
tb 
lC 
l.'d 
Leb 
Tec 
contacts 
Transfer resistance 
Total resistance between any two contacts 
Specific contact resistance 
Terrperature 
Base transit time 
Collector resistance-capacitance charging time 
Base-collector depletion layer transit time 
Emitter-base junction capacitance charging time 
Sum of the different transit or charging times between 
the emitter and the collector 
Vbi Built-in potential 
VCE Collector-emitter voltage 
Vsat saturation velocity of carriers in the collector 
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w width of contact pad 
Wb width of the base layer 
xd width of the collector depletion region 
X Electron affinity 
y Emitter injection efficiency 
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APPENDIX AIO 
GLOSSARY OF TERMS AS APPLIED 'ID MATERIALS 
Acceptor level:- An acceptor level is defined as an energy 
level in the forbidden gap which traps a certain 
density of holes (p type carriers) at T=O. Such 
levels are called acceptor levels because they 
may become occupied by electrons. 
Acceptor saturation:- Filled acceptor levels in p type 
semiconductors. As a result, thermal activation 
does not increase the number of extrinsic 
carriers. 
Activation energy:- Energy barrier which must be met prior to 
reaction. 
Active region:- Region of a device where the function that is 
required of the device is actually taking place. 
Alloy:- A composition of two or more metals; an alloy 
may be a compound of the metals, a solid 
solution of them, a heterogeneous mixture, or 
any combination of these. The term is sometimes 
extended to include non-metallic components; 
e.g. iron-carbon alloys. 
Anisotropic:- possessing 
directions; 
different 
directions. 
different properties in different 
e.g. certain crystals have a 
refractive index in different 
Anisotype heterojunction:- A heterojunction where the two 
semiconductors forming the junction have 
different types of conductivity. 
Annealing:-
Bandgap:-
Regulated heat treatment, especially of crystal 
lattices, to relieve strains set up during 
processing. 
The separation between the energy of the lowest 
conduction band and that of the highest valence 
band is called the bandgap Eg . 
Base transit time:- The finite time required for the majority 
carriers to travel from emitter to collector 
when the transistor is in operation. 
Base transport factor:- The ratio of incremental hole current 
reaching the collector to the incremental total 
emi t ter current. 
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Charge carriers:- particles that carry the charge when an 
electric current flows. In a metal they are the 
free electrons, in a semiconductor they are 
electrons and/or holes. In an electrolyte they 
are ions, and in a gas they are ions and 
electrons. 
Cleavage:- The manner of breaking of a crystalline 
substance, so that more or less smooth surfaces 
are formed. 
Conduction band:- The range of energy levels in a semiconductor 
corresponding to states in which the electrons 
can be made to flow by an applied electric 
field. 
Conduction electron:- Electron raised above the energy gap to 
serve as negative charge carrier. 
Conductivity:- Transfer of thermal or electrical energy along a 
potential gradient. 
Crystal:- A physically uniform solid, in three dimensions, 
with long range repetitive order. 
crystal lattice:- The spatial arrangement of equivalent sites 
within a crystal. 
Defect:- A discontinuity in the pattern of atoms, ions, 
or electrons in a crystal. 
Depletion region:- The region of a semiconductor in which the 
density of mobile carriers is too low to 
neutralise the fixed charge density of donors 
and acceptors. It forms at an interface between 
two regions of different conductivity. 
Dielectric:- An insulator. A substance in which an electric 
field gives rise to no net flow of electric 
charge but only to a displacement of charge. 
Diffusion:- Type of movement of atoms or molecules in a 
material whereby the particles distribute 
themselves equally within the limits of the 
material. 
Diffusion coefficient:- Diffusion flux per unit concentration 
gradient. 
Donor levels:- A donor 
in the 
density 
level is defined as an energy level 
forbidden gap which traps a certain 
of electrons (n type carriers) at T=O. 
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Electric field:- The region surrounding an electric charge, in 
which a force is exerted on a charged particle; 
the electric field strength (or electric 
intensity) is completely defined in magnitude 
and direction at any point by the force upon 
unit positive charge situated at that point. 
Electrical conductivity:- coefficient between charge flux and 
electric field. 
Electrical resistivity:- Resistance of a material 
of 
with unit 
electrical 
Electron:-
dimensions. Reciprocal 
conductivity. 
An elementary particle having a rest 
9.109558 x lo-jl kg and bearing a 
charge of 1.602192 x 10-19 coulombs. 
mass of 
negative 
Electron affinity:- (i) The tendency of an atom or molecule to 
accept an electron and form a negative ion; (ii) 
The energy required to release an electron from 
the bottom of the conduction band to the vacuum 
level. 
Emission spectra (photon):- Range of wavelengths exhibited during 
emission of a photon. 
Emitter efficiency:~ Ratio 
emitter 
current. 
of incremental hole current from the 
to the incremental total emitter 
Energy band:- Orbital electrons are associated with specific 
Energy gap:-
amounts of energy, the change from one energy 
level to another taking place in quantized 
steps. In a crystalline solid the energies of 
all the electrons and atoms fall into several 
'allowed' energy bands between which lie 
'forbidden' bands. These bands may be depicted 
on an 'energy level diagram'. The range of 
energies corresponding to states in which the 
electrons can be made to flow, by an applied 
electric field, is called the conduction band. 
The range of energies corresponding to states 
that can be occupied by valence electrons, which 
bind the crystal together, is called the valence 
band. The valence band in an ideal crystal is 
completely occupied at the absolute zero of 
temperature, but in real crystals above absolute 
zero some electrons are missing from the valence 
band, and it is these electrons that give rise 
to holes. 
Unoccupied energies between the valence band 
and the conduction band. 
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Eutectic mixture:- A solid solution of two or more substances, 
having the lowest freezing point of all the 
possible mixtures of the components. This in 
taken advantage of in alloys of low melting 
point, which are generally eutectic mixtures. 
Eutectic point:- TWO or more substances capable of forming solid 
solutions with each other have the property of 
lowering each other's freezing point; the 
minimum freezing point attainable, corresponding 
to the eutectic mixture, is the eutectic point. 
Expansivity:- coefficient of thermal expansion; the increase 
in length of unit length, caused by a rise in 
" 0 
temperature of 1 c. 
Field emission:- The emission of electrons from an unheated 
surface as a result of a strong electric field 
existing at that surface. 
Fermi level:-
Flux:-
Flux density:-
The energy level in a solid at which the 
probability of finding an electron is 1/2. At 
absolute zero, all the electrons would occupy 
levels below the Fermi level. But at real 
temperatures, in conductors the Fermi level lies 
in the conduction band, in insulators it lies in 
th~ valence band, and in semiconductors it lies 
in the gap between the conduction band and the 
valence band. 
The rate of flow of mass or energy per unit 
area normal to the direction of flow. 
The flux per unit of cross-sectional area. 
Free electron:- An electron that is not attached to an atom, 
molecule, or ion, but is free to move under the 
influence of an electric field. 
Frequency:-
Gain:-
Getter :-
The number of cycles, oscillations, or 
vibrations of a wave motion or oscillation in 
unit time, usually one second. 
An increase in electronic signal power; usually 
expressed as the ratio of the output power (for 
example, of an amplifier) to the input power in 
decibels. 
Vacuum getter. A substance used for 
the last traces of air or other 
attaining a high vacuum. 
removing 
gases in 
Glow discharge:- A silent electrical discharge through a gas at 
low pressure, usually luminous, due to 
recombination of oppositely charged ions. 
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Grain (metals and ceramics):- Individual crystal of a 
microstructure. 
Grain boundary:- The zone of crystalline mismatch between 
adjacent grains. 
Ground state:- The most stable energy state of a nucleus, 
atom, or molecule. 
Hall effect:- If an electric current flows in a wire placed 
in a strong transverse magnetic field, a 
potential difference is developed across the 
wire, at right angles to both the magnetic field 
and the wire. 
Hall mobility:- Drift mobility. The mobility of carriers in a 
semiconductor; numerically, it is the velocity 
of the carriers under the influence of an 
electric field of I volt per metre. 
Hertz:- The derived SI unit of frequency defined as the 
frequency of a periodic phenomenon of which the 
periodic time is I second; equal to I cycle per 
second. 
Heterogeneous:- Not of a uniform composition; showing different 
properties in different portions. 
Hole:- The absence of an electron in the valence 
structure of a body. 
Hot electron:- Electron with energy more than a few KT above 
the Fermi energy, where K and Tare BOltzman's 
constant and temperature respectively. Thus the 
electron is not in thermal equilibrium with the 
lattice. 
Interface traps:- Energy levels in the bandgap. They trap 
transition of carriers between conduction band 
and valence band. 
Junction (semiconductor):- Interface between n type and p type 
semiconductors. 
Kirk effect:-
Lattice:-
A high field relocation phenomenon, which 
causes the effective base width Wb to increase 
and causes a reduction in hFE . 
The regular network of fixed points about which 
molecules, atoms or ions vibrate in a crystal. 
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Mean free path:- Mean distance travelled by electrons between 
deflections or reflections. 
Miller Indices:- A method of defining the various planes, types 
of planes and directions in a crystal lattice. 
The planes are determined by first finding the 
latters' intercept with the three basic lattice 
vectors in terms of the lattice constants, and 
then taking the reciprocal of these numbers and 
reducing them to the smallest three integers 
having the same ratio. 
Minority carriers:- In a semiconductor, the type of carriers that 
constitute less than half the total number of 
carriers. 
Mobility:-
Ohm:-
Orientation:-
Oxide:-
passive:-
permeability:-
The drift velocity of an electric charge per 
unit electric field [(cm/s)/(volt/cm)]. 
Alternatively, the 2diffusion coefficient of a 
charge per volt [(cm /s)/volt]. 
The derived SI unit of resistance defined as 
the resistance between two points of a conductor 
when a constant difference of potential of 1 
volt, applied between these two points, produces 
in the conductor a current of 1 ampere. 
strain process by which molecules are elongated 
into one preferred alignment. 
A binary compound with oxygen. 
Denoting an electronic component, such as a 
capacitor, that does not amplify a signal. 
A body is said to be permeable to a 
if it allows the passage of the 
through itself. 
substance 
substance 
permittivity:- The absolute permittivity of a medium is the 
ratio of the electric displacement to the 
strength of the electric field at the same 
point. The absolute permittivity of free space, 
CO, is a fundamental constant, called the 
electric constant. In a statement of Coulomb's 
law ~or the,force, F, between two charges Ql and 
Q2' lt is glven by: 
F = Q1Q/r241TCo 
where r is the difference between the charges. 
Co has the value 8.854185 x 10-12 Fm-1 The 
relative permittivity, Er, also called the 
dielectric constant, is the ratio of the 
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Peroxide:-
phonon:-
Photon:-
capacitance of a capacitor with a specified 
medium (dielectric) between the plates, to the 
capacitance of the same capacitor with free 
space between the plates, i. e., er = Cl C 
o 
An oxide that contains more oxygen than the 
normal oxide of an element. 
The quantum of thermal energy in the lattice 
vibrations of a crystal. 
A quantum of electromagnetic radiation that has 
zero rest mass, and energy equal to the product 
of the frequency of the radiation and the planck 
constant. Photons are generated when a particle 
possessing an electric charge changes its 
momentum, in collisions between nuclei or . 
electrons, and in the decay of certain nuclei 
and particles. 
Point defect:- Crystal imperfection inVOlving one (or very 
few) atoms or molecules or ions. 
Proton:- A stable particle, with electric charge equal 
in magnitude to that of the electron but of 
opposite sign, and with mass 1836.12 times 
greater than that of the electron (1.672614 x 
10-27 kilogram). The proton is a hydrogen ion 
(i.e. a normal hydrogen atomic nucleus) and is a 
constituent of all other atomic nuclei. 
Quasi Fermi levels:- Under thermal equilibrium, the densities of 
electrons and holes are specified by the 
position of the Fermi level through the 
following equations: 
Rectifier:-
n = n'e(Efn-Ej)jKT , 
p = nje (Ej -Efp}jKT 
where Efn and Efp are called the quasi Fermi 
levels. 
Electric valve which permits forward current 
and prevents reverse current. 
Resistance, electrical:- The potential difference between the 
ends of a conductor divided by the electrical 
current flowing through the conductor. 
Semiconductor:- A material with controllable conductivities, 
intermediate between insulators and conductors. 
Extrinsic semiconductors are semiconductors 
which have impurities added to them to increase 
or decrease the conductivity whereas intrinsic 
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vacancy:-
valence band:-
semiconductors consist of the pure material 
without any impurities added to them. 
Unfilled lattice site. 
The range 
corresponding 
the valence 
together. 
of energies in a semiconductor 
to states that can be occupied by 
electrons binding the crystal 
Work function:- At the absolute zero of temperature, the free 
electrons present in a metal are distributed 
amongst a large number of discrete energy states 
E1' E2' etc., up to a state of maximum energy E. 
At higher temperatures a small proportion of the 
electrons have energies greater than E. The work 
function of a metal is the enrgy that must be 
supplied to free electrons possessing energy E, 
to enable them to escape from the metal. 
Zincblende:- Sphalerite. Natural zinc sulphide, ZnS. An 
important ore of zinc. 
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FURTHER USEFUL INFORMATION 
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FIGURE A11-3: Simplified diagram of parallel plah~, planar, plasma 
etching machine. 
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FIGURE AH4:Simplified diagram of an ion beam milling' system, 
t'~ 
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~ "< I J:%: l:diffuSion tube tJ 'high ~ 1 ) , vac uum 1:::::.0 =~. ~~~sr====~1 ====~::=:!:==~ pump' '\ """ ZnAs2 inner tube crystal 
(sample) 
(a) 
hcollapse diffuSion tube onto Inner tube ..... hilst still under 
[CJ vacuum 
(b) 
~V:3pour ',2cuum, [C::J'l...- ~ ~ - 7_____ --J) pump ~ 'V ~ ./ v-' .r- /"" -/./ c:sconnected =v==-=' =.../=~=~ ====1 =~=/===~::::::/ 
---furnace set at 610'( (c) 
Figure All.5: The "sealed tube method" for Zinc Diffusion, 
(a)After openirg the diffusion windows, the sample is 
cleaned/dried and loaded into the deg3ssed diffusion 
tube Pumping is immediately started, 
(b) Seal tube at appropriate pressure, 
(c) Load tube inside furnace for diffusion 
211 
, 
OOME IMroRTANT PROPERTIES OF MATERIALS 
Electrical resistivity (Microhm-cm) of elements at 20°C: 
Arsenic 
Beryllium 
BOron 
Gallium 
Germanium 
Gold 
Molybdenum 
Nickel 
Silicon (at 
Titanium 
TUngsten 
Zinc 
Melting and boiling points (oC): 
Material Melting 
point 
Beryllium 1278 ± 5 
BOron 2300 
Gallium 29.78 
Germanium 937.4 
Gold 1064.43 
Molybdenum 2617 
Nickel 1453 
Silicon 1410 
Titanium 1660 .:t 10 
Tungsten 3410 ± 20 
Zinc 419.58 
33.3 
4.0 
l.8x 
17.4 
46.0 x 
2.35 
5.2 
6.84 
10.0 
42.0 
5.65 
5.92 
BOiling 
point 
2970 
2550 
2403 
2830 
2807 
4612 
2732 
2355 
3287 
5660 
907 
Coefficients of linear expansion of some metals: [(x l06)/(oC)] 
Beryllium: 12 
Gold: 14.2 
Molybdenum: 5 
Nickel: 13 
Titanium: 8.5 
Tungsten: 4.5 
zinc: 35 
212 
} 
APPENDIX A12 
Measurement equipment and techniques: 
(1) Microwave measurements performed on 'HP8510 Network Analyser 
on Wafer probing'. 
(2) DC measurements performed on 'HP4145A Semiconductor 
parameter Analyser'. 
(3) Sheet resistances of metal layers deposited by sputtering 
were measured using a 'Veeco 4-point probe', Model FPP5000. 
(4) Resistivity and impurity concentrations of semiconductor 
layers were measured by the 'Hall and Stripe' method. A 
description of this method is given in "Physics of 
semiconductor Devices" by S.M.Sze, WileY~Interscience 
publication, section 1.5.2, pp. 30-34. 
(5) Contact resistance measurements performed by the standard 
'Transmission Line Model' technique, using 'Micromanipulator 
Probe Station, Model 4320' and 'Thurlby Digital Multimeter 
Model 1504 (true rms)'. 
(6) Etched depths measured using 'nektak 11'. 
(7) other probe staions used: 
(i) wentworth Laboratories Inc. Model MPO 901; 
(ii) Pacific Western systems Inc. Model CEl. 
(8) Other DC measurements performed on 'Tektronix Type 575 
Transistor Curve Tracer'. 
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APPENDIX Al3 
Notation used in this thesis: 
XY: denotes an alloy of two elements, X and Y (eg. AuGe, an alloy 
of gold (Au) and germanium (Ge)). 
XY(a:b w/w %): AS above, with a and b denoting the respective 
percentages by weight of elements X and Y in the 
alloy (e.g. AuGe(88:12 w/w %)). 
X/Y/Z: denotes a metallisation scheme with the metals deposited 
in the order X, Y and Z, i.e. metal X is in direct contact 
with the semiconductor (e.g. Cr/Zn/Au, a metallisation 
scheme consisting of chromium, zinc and gold; note that in 
some cases, X and Z may be the same metal, e.g. Au/Zn/Au). 
000 X(aA)/Y(bA)/Z(CA): As above, with a, band c denoting the the 
respective thicknesses of metal 19yers X, Y 
and 0 Z in angst~oms (A) (e.g. 
Cr(200A)/Zn(600l)/AU(2000A)). 
n type: denotes a semiconductor region or layer(s) with a certain 
donor doping concentration; also denotes a metallisation 
scheme deposited onto a semiconductor layer or region 
doped with a donor concentration. 
denotes a semiconductor region or layer(s) with a low donor 
doping concentration ( for GaAs or AIGaAS, n < 9 x 1017 cm- 3 ) 
denotes a semiconductor region or layer(s) with ~i9h donor 
doping cgncentration (for GaAS or A1GaAs, 1 x 10' < n < 5 x 
1019 cm-3 ). 
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